A Continuous-Time 0-3 MASH ADC Achieving 88 dB DR With 53 MHz BW in 28 nm CMOS
نویسندگان
چکیده
4. A 28 Gb/s 560 mW Multi-Standard SerDes With SingleStage Analog Front-End and 14-Tap Decision Feedback Equalizer in 28 nm CMOS Kimura, H. ; Aziz, P.M. ; Tai Jing ; Sinha, A. ; Kotagiri, S.P. ; Narayan, R. ; Hairong Gao ; Ping Jing ; Hom, G. ; Anshi Liang ; Zhang, E. ; Kadkol, A. ; Kothari, R. ; Chan, G. ; Yehui Sun ; Ge, B. ; Zeng, J. ; Ling, K. ; Wang, M.C. ; Malipatil, A. ; Lijun Li ; Abel, C. ; Zhong, F. Page(s): 3091 3103 | Quick Abstract | PDF (3299 KB) | | HTML
منابع مشابه
A 40-nm 640-µm2 45-dB opampless all-digital second-order MASH ΔΣ ADC
This paper presents a second-order ΔΣ analog to digital converter (ADC) operating in a time domain. In the proposed ADC architecture, a voltage-controlled delay unit (VCDU) converts an input analog voltage to a delay time. Then the number of clocks output from a gated ring oscillator (GRO) is counted up during the delay time. Because no switched capacitor or opamp is used, the proposed ADC can ...
متن کاملA 10-bit 1-GS/s CMOS ADC with FOM = 70 fJ/conversion
A pipelined ADC incorporates a precharged resistor-ladder DAC in a multi-bit front-end, achieving fast settling and allowing calibrationof both dynamic and static gain errors. Using simple differential pairs with a gain of 5 as op amps and realized in 65-nm CMOS technology, the 10-bit ADC consumes 36 mW at a sampling rate of 1 GHz and exhibits an SNDR of 52.7 dB at an input frequency of 490 MHz.
متن کاملContinuous-Time Sigma-Delta ADC in 1.2-V 90-nm CMOS with 61-dB Peak SNDR and 74-dB Dynamic Range in 10-MHz Bandwidth
This paper describes a continuous-time sigma-delta (CTSD) analogue-to-digital converter (ADC) with 14-bit resolution, and a full-scale input of 1.0 V p-p differential. The circuit is implemented in an 8-layer 90-nm 1.2-V CMOS process. Integrated into the macro is a low-jitter clock generator (LC-PLL). The macro is configurable to allow various oversampling ratios and signal bandwidths, which ma...
متن کاملTime-Mode Signal Quantization for Use in Sigma-Delta Modulators
The rapid scaling in modern CMOS technology has motivated the researchers to design new analog-to-digital converter (ADC) architectures that can properly work in lower supply voltage. An exchanging the data quantization procedure from the amplitude to the time domain, can be a promising alternative well adapt with the technology scaling. This paper is going to review the recent development in t...
متن کاملA selectable - bandwidth 3 . 5 mW , 0 . 03 mm 2 self - oscillating Sigma Delta modulator with 71 dB dynamic range at 5 MHz and 65 dB at 10 MHz
In this paper we present a dual-mode thirdorder continuous time Σ∆ modulator that combines noise-shaping and pulse-width-modulation (PWM). In our 0.18 μm CMOS prototype chip the clock frequency equals 1GHz, but the PWM carrier is only around 125 MHz. By adjusting the loop filter, the ADC bandwidth can be set to 5 or 10 MHz. In the 5 MHz mode the peak SNDR equals 64dB and the dynamic range 71dB....
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- J. Solid-State Circuits
دوره 49 شماره
صفحات -
تاریخ انتشار 2014