Design and FPGA implementation of Digit-Serial FIR filters
نویسندگان
چکیده
In this paper the design of a family of digit-serial 8th-order FIR filters with programmable coefficients is presented. Both input data and coefficient size are 8 bits, but every filter of the family allows the computation with full precision of the intermediate data. The output data is truncated to 8 bits. The design of both, the digit-serial multiple precision multiply-and-accumulate and the digit-serial multiple-to-single-precision converter, is detailed. All filters were implemented using an ALTERA FPGA being useful in applications with sample rate range from 5 to 22 MHz.
منابع مشابه
Fpga-based Digit-serial Csd Fir Filter for Image Signal Format Conversion
This paper proposes the implementation of digit-serial Canonical Signed-Digit (CSD) coefficient FIR filters which can be used as format conversion filters in place of the ones employed for the MPEG2 TM5 (test model 5). A canonical digit representation of signed numbers is used to reduce the complexities in multiply operations. Practical design guidelines of digit-serial CSD FIR filter are provi...
متن کاملFpga-based Fir Filters Using Digit-serial Arithmetic
This paper describes the use of digit-serial arithmetic for compact and eecient implementations of real-time DSP applications on eld programmable gate arrays (FPGAs). As an example, the implementation of a digit-serial 5-tap FIR lter on a Xilinx XC4010 FPGA is considered. An analysis of the performance comparison of several FIR lters is described. The results show that digit-serial designs with...
متن کاملEfficient Hardware Implementation of Digital Filters using Distributed Arithmetic (DA)
The FPGA (Field Programmable Gate Array) constitute of many programmable modules like Configuration Logic Blocks (CLBs), Block Random Access Memories (BRAM), DSP 48 blocks and Input/output (I/O) modules. The CLBs are the main programmable logic units which consist of different number of logic slices and each slice contains different number of LUTs and flips flops depending upon the FPGA device ...
متن کاملVlsi Architecture for Optimized Low Power Digit Serial Fir Filter with Fpga
\ Abstract: In the last two decades, many efficient algorithms and architectures have been introduced for the design of low power FIR Filter which dominates the complexity of many digital signal processing systems. On the other hand, little attention has been given to the digit-serial design that offers alternative low complexity since digit-serial operators occupy less area and are independent...
متن کاملDigit-Serial DSP Library for Optimized FPGA Configuration
This paper gives the digit-serial DSP libraries used to implement the digit-serial DSP architecture for field programmable gate arrays (FPGAs) and compares schematic-based FPGA design with design based on logic synthesis for digit-serial DSP libraries. It describes the design of digit-serial addition/subtraction, multiplication and delay elements and indicates also how digit-serial FIR filter c...
متن کامل