Design of Op-amp, Comparator and D Flip-Flop for Fifth Order Continuous-Time Sigma-Delta Modulator
نویسندگان
چکیده
This paper explains the design of two stage operational amplifier, single bit comparator and D flipflop best suited for the fifth order continuous-time sigma-delta modulator. A fifth order continuous time sigma delta modulator is chosen for 40MHz Signal Bandwidth with an nyquist frequency of 150MHz. Two stage opamp is used to provide the high gain to the modulator. A single quantizer is used to maintain linearity in the modulator. D flip-flop is used for the sampling of the analog signal with the clock frequency of 300MHz. All the three components are designed and implemented in 180nm CMOS technology
منابع مشابه
Time-Mode Signal Quantization for Use in Sigma-Delta Modulators
The rapid scaling in modern CMOS technology has motivated the researchers to design new analog-to-digital converter (ADC) architectures that can properly work in lower supply voltage. An exchanging the data quantization procedure from the amplitude to the time domain, can be a promising alternative well adapt with the technology scaling. This paper is going to review the recent development in t...
متن کاملA Comparator-Based Switched-Capacitor Delta Sigma Modulator
Comparator-Based Switched-Capacitor (CBSC) is a relatively new topology that replaces opamps in sampled-data systems with a comparator and a set of current mirrors. CBSC is expected to lower power consumption, and to avoid several delicate tradeoffs of op-amp circuits. In this paper, the original single-ended CBSC block is extended to a fully differential version. The differential CBSC is then ...
متن کاملResetting 2-Order Sigma –Delta Modulator in130 nm CMOS Technology
In current scenario highresolutionADC architecture based on a resetting modulator required high gain operational Transcoductace Amplifier (OTA)and quanitizerin low-voltage nanometer-scale CMOSprocesses because of good speed and calibration-free response are becoming more popular in communication system. Proposed work achieves such high resolution, despite poor component matching using Folded ca...
متن کاملDesign of a Continuous - Time Bandpass Delta - Sigma Modulator
An 8th-order continuous-time (CT) bandpass delta-sigma (AZ) modulator has been designed and simulated in a 65 nm CMOS process. This modulator achieves in simulation 25 MHz signal bandwidth at 250 MHz center frequency with a signalto-noise ratio (SNR) of 75.5 dB. The modulator samples at 1 GS/s while consuming 319 mW. On the system level, the feedback topology secures stability for the 8th-order...
متن کاملQuadrature delta sigma modular design with adjustable bandwidth and center frequency
In this paper, a flexible Continuous time (CT) feedforward (FF) quadrature delta sigma modulator (QDSM) with variable bandwidth (BW) is proposed. The modulator BW and center frequency (fc) are variable which can be adjusted with two separate parameters. The modulator signal-to-noise ratio (SNR) will be optimized by these parameters at every center frequency and bandwidth. The modulator BW is ch...
متن کامل