A Clock-gated, Double Edge-triggered Flip-flop Implemented with Transmission Gates
نویسندگان
چکیده
Frist of all, I wish to express my gratitude to my supervisor, Dr. William H. Robinson, for his continuously supportive, invaluable guidance, and patience. Without his encouragement and inspiration along this research journey, this thesis could not be done as smoothly as what we have. Deep gratitude also goes to Dr. Arthur F. Witulski, who has given me much advices on the thesis draft to improved the quality of this thesis. Besides, to my dear friends and peers, I am so grateful to have companions like you by my side during this trip to pursuit my degree. It is you who let me feel warm all the time to make my life abroad complete and colorful. Most importantly, I want to say thank you to my beloved husband, Zhengyu, my dearest parents, and families. Because of your endless love, selfless help, and solid backup all through these years, I could walk steadily without any fears on this research road.
منابع مشابه
Asynchronous Data Sampling Within Delay Buffer Using Gated Driver Tree
This paper presents circuit design of a low-power delay buffer. The proposed delay buffers are accessed sequentially, and it operates as a ring-counter addressing strategy. A novel gated-clock-driver tree is then applied to further reduce the activity along the clock distribution network. Double-edge-triggered (DET) flip-flops and the C-element gated-clock strategy is implemented in the delay b...
متن کاملTwo Novel D-Flip Flops with Level Triggered Reset in Quantum Dot Cellular Automata Technology
Quantum dot cellular automata (QCA) introduces a pioneer technology in nano scale computer architectures. Employing this technology is one of the solutions to decrease the size of circuits and reducing power dissipation. In this paper, two new optimized FlipFlops with reset input are proposed in quantum dot cellular automata technology. In addition, comparison with related works is performed.Th...
متن کاملAsynchronous Model of Flip-Flop’s and Latches for Low Power Clocking
There is a wide selection of flip-flops in the literature. Many contemporary microprocessors selectively use master-slave and pulsed-triggered flip-flops. Transmission gated flip-flop, are made up of two stages, one master and one slave Alternatively, pulse-triggered flip-flops reduce the two stages into one stage and are characterized by the soft edge property. The concepts discussed in the re...
متن کاملA Fully Differential High-speed Low Voltage Double-edge Triggered Flip-flop (detff)
In this paper, a high-speed double-edge-triggered flip-flop designed in 0.18μm CMOS technology is presented. Flip-flops, to a large extend, determine the speed of synchronous systems. The proposed flip-flop can operate with a clock rate as high as 12.5GHz, which translates to 25GB/s data rate. It samples the data on both edges of the clock. All signals are realized differentially. The different...
متن کاملA dual-pulse-clock double edge triggered flip-flop for low voltage and high speed application
In this paper, a low voltage dual-pulse-clock double edge triggered D'flip-flop (DPDET) is proposed. The DPDET flip-flop uses a split output latch clocked by a short pulse train. Compared to the previously reported double edge triggered flip-flops, the DPDET flip-flop uses only six transistors with two transistors being clocked, operating correctly under low supply voltage. The total transistor...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2011