Area and Time Co-Optimization for System-on-a-Chip based on Consecutive Testability
نویسندگان
چکیده
This paper presents an area overhead and test time cooptimization method for SoCs based on consecutive testability. Consecutive testability of SoCs guarantees that we can handle any test sequence that requires consecutive application of test patterns at speed of system clock such as a test sequence for timing faults. The proposed method creates a test schedule and TAM using existing interconnects as much as possible. Moreover, the method allows tradeoff between area overhead and test time according to user defined ratio. Experimental results show that the proposed method can achieve lower area overhead compared to test bus architecture due to the utilization of existing interconnects as a part of TAM. keywords: system-on-a-chip, design for testability, test access mechanism, test scheduling, consecutive testability
منابع مشابه
Cost-aware Topology Customization of Mesh-based Networks-on-Chip
Nowadays, the growing demand for supporting multiple applications causes to use multiple IPs onto the chip. In fact, finding truly scalable communication architecture will be a critical concern. To this end, the Networks-on-Chip (NoC) paradigm has emerged as a promising solution to on-chip communication challenges within the silicon-based electronics. Many of today’s NoC architectures are based...
متن کاملOptimization of Test and Design-for-Testability Solutions for Many-Core System-on-Chip Designs
Optimization of Test and Design-for-Testability Solutions for Many-Core System-on-Chip Designs
متن کاملA Fast and Low Cost Testing Technique for Core-based System-on-a-Chip∗
This paper proposes a new methodology for testing a core-based system-on-a-chip (SOC), targeting the simultaneous reduction of test area overhead and test application time. At the core level, testability and transparency can be achieved by reusing existing logic inside the core, and providing different versions of the core having different area overheads and transparency latencies. At the chip ...
متن کاملSystem Level Testability Issues of Core Based System-on-a-Chip
Testability issues of a core based system-on-a-chip (SOC) are identified and the various solutions available at the different stages of SOC evolution are discussed. It was found that a strategy at core level and system level is needed to achieve first time success of the core based SOC. The issues considered include area, power and delay overheads, Fault coverage, At speed test, Core transparen...
متن کاملSatellite Conceptual Design Multi-Objective Optimization Using Co Framework
This paper focuses upon the development of an efficient method for conceptual design optimization of a satellite. There are many option for a satellite subsystems that could be choice, as acceptable solution to implement of a space system mission. Every option should be assessment based on the different criteria such as cost, mass, reliability and technology contraint (complexity). In this rese...
متن کامل