A Reentrant Delay-line Memory Using a YBa2Cu3O7-d Coplanar Delay-line
نویسندگان
چکیده
The rapid growth in telecommunication traffic demands a higher-speed asynchronous transfer mode (ATM) switching system. At present, the upper limit of the system clock rate is determined by the maximum clock rate of conventional semiconductor memory devices, such as the register files used in ATM cell buffer storage. This is because the maximum clock rate of these register files is restricted by the propagation delay time between each register stage. Since a reentrant superconducting delay-line memory avoids this restriction using an analogue delay given by the superconducting delay line, we have proposed that this memory should be used in high-speed ATM cell buffer storage. Recently, we fabricated a 10-mm-wide 37-cm-long YBa2Cu3O7-d coplanar delay-line. This line had a delay of approximately 2.8 ns. Using this coplanar delay-line and an assembly of commercially available integrated circuits, we successfully developed a superconducting delay-line memory. This memory operates as a 32-bit buffer storage at a clock rate of 10 GHz, which is several times faster than the register files. This result shows that the superconducting delay-line memory is a powerful candidate for high-speed ATM cell buffer storage.
منابع مشابه
Experiments and simulations of picosecond pulse switching and turn-on delay time in Y–Ba–Cu–O Josephson junctions
We report our studies on single-picosecond electrical pulse switching of YBa2Cu3O7−x (YBCO) grain-boundary bicrystal Josephson junctions. The test structures consisted of coplanar strip (CPS) transmission lines that were patterned in 50 nm thick YBCO films prepared on (100) MgO bicrystal substrates. Each CPS contained a 5 μm wide, 10 μm long microbridge and a 5 μm wide grain-boundary Josephson ...
متن کاملThe Effect of Impedance Mismatch on Phase Linearity of GCPW Loaded Transmission Lines and Shunt Stubs
This paper presents a study on the effect of impedance mismatch on phase linearity (group delay variations) in grounded coplanar waveguide (GCPW) structures. Two 400 ps GCPW delay lines were designed using a short circuited stub and a transmission line. The structures were simulated over a wide frequency range (0.1 GHz5 GHz) using both ADS circuit model and CST electromagnetic simulation tool. ...
متن کاملWide Band Switched Delay Line using MEMS Switches
This paper presents a high precision wide band switched delay line with fine tuning capability and low insertion loss. The circuit is designed to operate in the frequency range from 1 GHz to 5 GHz and tuned using MEMS switches targeting a minimum delay step of 7 ps. The delay line uses a single layer of a high permittivity substrate (εr =10), and the MEMS devices are interconnected using conven...
متن کاملComprehensive Evaluation of Crosstalk and Delay Profiles in VLSI Interconnect Structures with Partially Coupled Lines
In this paper, we present a methodology to explore and evaluate the crosstalk noise and the profile of its variations, and the delay of interconnects through investigation of two groups of interconnect structures in nano scale VLSI circuits. The interconnect structures in the first group are considered to be partially coupled identical lines. In this case, by choosing proper values for differen...
متن کاملOptimization of a Wideband Tapped-Delay Line Array Antenna
In this paper, an optimal approach to design wideband tapped-delay line (TDL) array antenna is proposed. This approach lets us control the array angular and frequency response over a wide frequency band. To this end, some design restrictions are defined and a multi-objective optimization problem is constructed by putting the individual restrictions together. The optimal weights of the TDL proce...
متن کامل