Specifying Hardware Timing Characteristics with ET-LOTOS

نویسندگان

  • Ji He
  • Kenneth J. Turner
چکیده

It is explained how DILL (Digital Logic in LOTOS) can be used to specify and analyse hardware timing characteristics using ET-LOTOS (Enhanced Timed LOTOS), a timed extension of the ISO standard formal language LOTOS (Language of Temporal Ordering Specification). Hardware component functionality and timing characteristics are rigorously specified and then validated. As will be seen, subtle timing problems can be found by using this approach.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Formal specification and analysis of digital hardware circuits in LOTOS

The thesis discusses using ISO standard formal language LOTOS (Language of Temporal Ordering Specification) for formally specifying and analysing digital circuits. The study serves two-fold: it examines the possibility of extending applications of LOTOS outside its traditional areas, and provides a new formalism to aid designing correct hardware. Digital circuits are usually classified into syn...

متن کامل

Specifying Hardware Systems in LOTOS

This paper reports on some initial results in using LOTOS as a hardware description language. LOTOS, the Language Of Temporal Ordering Specifications, is a language that has been conceived in the framework of Open Systems Interconnection (OSI) standardization as a tool for the formal description of OSI services and protocols. We present some examples to show how LOTOS can be applied to the spec...

متن کامل

Specification and Verification of Synchronous Hardware using LOTOS

This paper investigates specification and verification of synchronous circuits using DILL (Digital Logic in LOTOS). After an overview of the DILL approach, the paper focuses on the characteristics of synchronous circuits. A more constrained model is presented for specifying digital components and verifying them. Two standard benchmark circuits are specified using this new model, and analysed by...

متن کامل

Timed DILL: Digital Logic in LOTOS

A timed extension to DILL (DIgital Logic in LOTOS) is discussed. The extension is based on ETLOTOS (Enhanced Timed LOTOS) and is used to specify timed digital logic. The approach places timing properties in two categories: timing constraints and delays. A parallel-serial model is used to form a timed specification by composing the functionality of a digital component with timing constraints and...

متن کامل

About time nondeterminism and exception handling in a temporal extension of LOTOS

The paper deals with the study of a temporal extension of Basic LOTOS, and addresses in particular issues related to the expression of time nondeterminism and to the speciication of temporal exception handling behaviors. The underlying framework of the proposed extension stems from our previous proposal, RT-LOTOS, and from the work conducted by G. Leduc on Timed LOTOS and, more recently on ET-L...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2003