Clock Period Minimization of Semi-Synchronous Circuits by Gate-Level Delay Insertion
نویسندگان
چکیده
A semi-synchronous circuit is a circuit in which every register is ticked by a clock periodically, but not necessarily simultaneously. A feature of semi-synchronous circuits is that the minimum delay between registers may be critical with respect to the clock period of the circuit. In this paper, we discuss a delay insertion method which makes such a semi-synchronous circuit faster. The maximum delay-to-register ratio of the cycles on the circuit gives a lower bound of the clock period. We show that this bound is achieved in the semi-synchronous framework by the proposed gate-level delay insertion method on the assumption that the delay of each element on the circuit is unique.
منابع مشابه
Activity-driven clock design
In this paper, we investigate reducing the power consumption of a synchronous digital system by minimizing the total power consumed by the clock signals. We construct activity-driven clock trees wherein sections of the clock tree are turned off by gating the clock signals. Since gating the clock signal implies that additional control signals and gates are needed, there exists a tradeoff between...
متن کاملAutomated Pipelining in ASIC Synthesis Methodology: Gate Transfer Level
The paper presents Gate Transfer Level (GTL) as a general framework for synthesis of industrial complexity asynchronous quasi-delay-insensitive (QDI) circuits. The GTL flow automatically provides the finest degree of pipelining (gate-level) resulting in extremely high-performance designs. Automatic gate level pipelining is not possible for synchronous design due to the stage balance problem and...
متن کاملRetiming and clock scheduling for digital circuit optimization
This paper investigates the application of simultaneous retiming and clock scheduling for optimizing synchronous circuits under setup and hold constraints. Two optimization problems are explored: (1) clock period minimization and (2) tolerance maximization to clock-signal delay variations. Exact mixed-integer linear programming formulations and efficient heuristics are given for both problems. ...
متن کاملQuasi-Delay Insensitive Bus for Fully Asynchronous Systems
During the past 10 years a revive interest in asynchronous circuits has emerged as a mean to overcome some of the design difficulties presented by the sub-micron and sub-nanosecond VLSI technology available today. As the transistor feature size decreases, VLSI designers are now incorporating millions of transistors within a single chip. This increase in density has also been accompanied by a si...
متن کاملTransition Fault Test Generation for Non- Scan Sequential Circuits at Functional Level
The paper presents two functional fault models that are devoted for functional delay test generation for non-scan synchronous sequential circuits. The sequential circuit is represented as the iterative logic array model consisting of k copies of the combinational logic of the circuit. The value k defines the length of clock sequence. The method that allows determining the length of clock sequen...
متن کامل