Synthesis of Partitioned Shared Memory Architectures for Energy-Efficient Multi-Processor SoC
نویسندگان
چکیده
Accesses to the shared memory in multi-processor systems-on-chip represent a significant performance bottleneck. Multi-port memories are a common solution to this problem, because they allow to parallelize accesses. However, they are not an energy-efficient solution. We propose an energy-efficient shared-memory architecture that can be used as a substitute for multi-port memories, which is based on an application-driven partitioning of the shared address space into a multi-bank architecture. Experiments on a set of parallel benchmarks show energy savings of about 56% with respect to a dual-port memory artchitecture, at a very limited performance penalty.
منابع مشابه
Modeling and Energy-Efficient Application Mapping of Configurable SoC Architectures
Configurable System-on-Chip (CSoC) devices incorporate many different components, such as processor core, reconfigurable logic, memory, etc. Applications can be mapped onto various combinations of these components. The communication and reconfiguration costs incurred by these CSoCs under different mappings significantly impact overall system energy dissipation. In this paper, we develop (a) a m...
متن کاملUltra-Low-Energy DSP Processor Design for Many-Core Parallel Applications
Background and Objectives: Digital signal processors are widely used in energy constrained applications in which battery lifetime is a critical concern. Accordingly, designing ultra-low-energy processors is a major concern. In this work and in the first step, we propose a sub-threshold DSP processor. Methods: As our baseline architecture, we use a modified version of an existing ultra-low-power...
متن کاملMANAGER: A Multicore Shared Cache Energy Saving Technique for QoS Systems
Last level caches (LLCs) contribute significantly to processor power consumption. Saving LLC energy in multicore QoS systems is especially challenging, since aggressive energy saving techniques may lead to failure in providing QoS. We present MANAGER, a multicore shared cache energy saving technique for quality-of-service systems. Using dynamic profiling, MANAGER periodically predicts cache acc...
متن کاملDesign of a novel congestion-aware communication mechanism for wireless NoC architecture in multicore systems
Hybrid Wireless Network-on-Chip (WNoC) architecture is emerged as a scalable communication structure to mitigate the deficits of traditional NOC architecture for the future Multi-core systems. The hybrid WNoC architecture provides energy efficient, high data rate and flexible communications for NoC architectures. In these architectures, each wireless router is shared by a set of processing core...
متن کاملEnergy Efficient Computing ArchItectures
The CAIRN project-team researches new architectures, algorithms and design methods for flexible, secure, fault-tolerant, and energy-efficient domain-specific system-on-chip (SOC). As performance and energy-efficiency requirements of SOCs, especially in the context of multi-core architectures, are continuously increasing, it becomes difficult for computing architectures to rely only on programma...
متن کامل