Architectural Design of 8 Bit Floating Point Multiplication Unit

In the recent high speed processor, floating point ALU (FP ALU) is one of the important units to perform the arithmetic and logical functions of the floating point number. Floating point multiplication is one of the arithmetic operations that take more computational time and when implemented in hardware, it requires more area due to the large number of component. However the advantage of implementing the floating point unit in the hardware system is to overcome the overflow and underflow conditions that occur in the logical operation. This paper presents a high speed 8 bit multiplier. To increase the speed and to reduce the power consumption due to the clock load, wave pipelining method has been used. The coding is written in VERILOG HDL and the design is analyzed in the Xilinx environment.