Reliability analysis of spin transfer torque based look up tables under process variations and NBTI aging

نویسندگان

  • Ragh Kuttappa
  • Houman Homayoun
  • Hassan Salmani
  • Hamid Mahmoodi
چکیده

Article history: Received 23 September 2015 Received in revised form 1 March 2016 Accepted 1 March 2016 Available online 2 May 2016 Spin transfer torque (STT) switching realized using a magnetic tunnel junction (MTJ) device has shown great potential for low power and non-volatile storage. A prime application of MTJs is in building non-volatile look up tables (LUT) used in reconfigurable logic. Such LUTs use a hybrid integration of CMOS transistors and MTJ devices. This paper discusses the reliability of STT based LUTs under transistor and MTJ variations in nanoscale. The sources of process variations include both the CMOS device related variations and the MTJ variations. A key part of the STT based LUTs is the sense amplifier needed for reading out theMTJ state.We compare the voltage and current based sensing schemes in terms of the power, performance, and reliability metrics. Based on our simulation results in a 16 nmbulk CMOS, for the same total device area, the voltage sensing scheme offers 17% to 28% lower failure rates under combined intra-die transistor andMTJ variations, comparable delay, and 56% lower active power compared to the current sensing scheme. Moreover, we compare the reliability of the two sensing schemes under negative bias temperature instability (NBTI) of PMOS transistors. Our results indicate that the failures rates increase over time by transistor aging for both designs, and the voltage sensing scheme maintains its improved failure rate over to the current sensing scheme. © 2016 Elsevier Ltd. All rights reserved.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Static Aging Analysis Using 3-Dimensional Delay Library

The growing concern about time-dependent performance variations of CMOS devices due to aging-induced delay degradation has increased with shrinking technology dimensions of the devices . One of the main causes of aging is Negative Bias Temperature Instability (NBTI). Modeling NBTI-induced delay at gate level depends on the real stress activity of gate inputs which are related to the workload ap...

متن کامل

Effect of NBTI/PBTI Aging and Process Variations on Write Failures in MOSFET and FinFET Flip-Flops

Abstract— The assessment of noise margins and the related probability of failure in digital cells has growingly become essential, as nano-scale CMOS and FinFET technologies are confronting reliability issues caused by aging mechanisms, such as NBTI, and variability in process parameters. The influence of such phenomena is particularly associated to the Write Noise Margins (WNM) in memory elemen...

متن کامل

Analysis of Sram Reliability under Combined Effect of Transistor Aging, Process and Temperature Variations in Nano-scale Cmos

As dimensions of MOS devices have been scaled down, new reliability problems are coming into effect. One of these emerging reliability issues is aging effects which result in device performance degradation over time. NBTI (Negative biased temperature instability) and PBTI (Positive biased temperature instability) are well known aging phenomenon which are limiting factors for future scaling of d...

متن کامل

MOSFET DEGRADATION DUE TO NEGATIVE BIAS TEMPERATURE INSTABILITY (NBTI) AND HOT CARRIER INJECTION (HCI) AND ITS IMPLICATIONS FOR RELIABILITY-AWARE VLSI DESIGN A Dissertation

Kufluoglu, Haldun Ph.D., Purdue University, December, 2007. MOSFET Degradation due to Negative Bias Temperature Instability (NBTI) and Hot Carrier Injection (HCI) and Its Implications for Reliability-aware VLSI Design . Major Professor: Muhammad A. Alam. The scaling trends in CMOS technology and operating conditions give rise to serious degradation mechanisms such as Negative Bias Temperature I...

متن کامل

Reliability of Analog-to-Digital Sigma-Delta Converters

Due to the continuously scaling down of CMOS technology, system-on-chips (SoCs) reliability becomes important in sub-90 nm CMOS node. Integrated circuits and systems applied to aerospace, avionic, vehicle transport and biomedicine are highly sensitive to reliability problems such as ageing mechanisms and parametric process variations. Novel SoCs with new materials and architectures of high comp...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • Microelectronics Reliability

دوره 62  شماره 

صفحات  -

تاریخ انتشار 2016