Mapping Irregular MPSoC Topologies onto 2D-meshes
نویسندگان
چکیده
In application-specific SoCs the topology is usually irregular. In this paper we present a mapping tool able to map the initial irregular topology of a SoC system into a logical regular structure (2D-mesh) where a Logic-Based Distributed Routing mechanism (LBDRx) can be applied. The goal is to implement the routing paths without using memory resources. The original topology is not changed. Evaluation results show the effectiveness of the mapping tool.
منابع مشابه
Partitioning & Mapping of Unstructured Meshes to Parallel Machine Topologies
We give an overview of some strategies for mapping unstructured meshes onto processor grids. Sample results show that the mapping can make a considerable difference to the communication overhead in the parallel solution time, particularly as the number of processors increase.
متن کاملParameterization of Triangular Meshes with Virtual Boundaries
Parameterization of a 3D triangular mesh is a fundamental problem in mesh processing, such as texture mapping, multiresolution modeling, and smooth surface fitting. The convex combination approach is widely used for parameterization because it has good properties such as fast computation and little distortion of embedded triangles. However, the approach has one drawback: most boundary triangles...
متن کاملOn-chip implementation of multiprocessor networks and switch fabrics
On-chip implementationofmultiprocessor systemsneeds toplanarise the interconnect networks onto the silicon floorplan. Compared with traditional ASIC/SoC architectures, Multiprocessor Systems on Chips (MPSoC) node processors are homogeneous, and MPSoC network topologies are regular. Therefore, traditional ASIC floorplanning methodologies that perform macro placement are not suitable for MPSoC de...
متن کاملCommunication-aware heuristics for run-time task mapping on NoC-based MPSoC platforms
1383-7621/$ see front matter 2010 Elsevier B.V. A doi:10.1016/j.sysarc.2010.04.007 q Some part of this research was presented at 12 Digital System Design, August 2009, pp. 133–140. * Corresponding author. Tel.: +65 6790 6639; fax: + E-mail addresses: [email protected] (A.K. S (T. Srikanthan), [email protected] (A. Kumar), asjgwu Efficient run-time mapping of tasks onto Multiprocessor System-on...
متن کاملResilient routing implementation in 2D mesh NoC
With the rapid shrinking of technology and growing integration capacity, the probability of failures in Networks-on-Chip (NoCs) increases and thus, fault tolerance is essential. Moreover, the unpredictable locations of these failures may influence the regularity of the underlying topology, and a regular 2D mesh is likely to become irregular. Thus, for these failure-prone networks, a viable rout...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2011