Dataaow-driven Memory Allocation for Multi-dimensional Signal Processing Systems Category 3: High-level Synthesis, Memory System Synthesis Dataaow-driven Memory Allocation for Multi-dimensional Signal Processing Systems
نویسندگان
چکیده
All appropriate organizational approvals for the publication of this paper have been obtained. If accepted, the author(s) will prepare the nal manuscript in time for inclusion in the Conference Proceedings and will present the paper at the Conference. Abstract Memory cost is responsible for a large amount of the chip and/or board area of customized video and image processing systems. Therefore, design support to determine the storage organization for the multi-dimensional (M-D) signals is crucial to reduce the system architecture design time, while maintaining a suuciently high design quality in terms of area and/or power. In this paper, a novel background memory allocation and assignment technique is presented. It is intended for a behavioural algorithm speciication, where the procedural ordering (especially the loop ordering) of the memory related operations is not yet fully xed. Therefore , we have introduced a optimisation method driven by data-ow analysis, instead of the more restricted scheduling-based exploration in current approaches { which start from a procedurally interpreted speciication in terms of loops. Our novel allocation approach can process non-procedural functional descriptions, containing conditions (data-dependent or not), delays, M-D signals with complex aane indices, nests of loops having as loop boundaries { aane functions of the surrounding loop iterators. The allocation/assignment technique yields one (or optionally several) distributed (multi-port) memory architecture(s) with fully-determined characteristics, complying with a given clock cycle budget allocated for read/write operations. Our allocation approach currently employs the estimated silicon area occupied by a multi-port memory connguration as a steering cost. This estimation is provided by an area model for on-chip memories. Moreover, our approach can accurately deal with large multi-dimensional indexed signals: the allocation system incorporates a polyhedral data-ow analysis, allowing to operate directly with groups of signals analytically determined, rather than with individual signals. These claims are substantiated on several realistic test vehicles.
منابع مشابه
Data ow-driven Memory Allocation for Multi-dimensional Signal Processing Systems
Memory cost is responsible for a large amount of the chip and/or board area of customized video and image processing systems. In this paper, a novel background memory allocation and assignment technique is presented. It is intended for a behavioural algorithm speci cation, where the procedural ordering of the memory related operations is not yet fully xed. Instead of the more restricted classic...
متن کاملModeling Multi-Dimensional Data and Control ow
Multi-dimensional (M-D) signal processing is a key component of most real-time signal and data processing VLSI systems in industry. Handling the M-D nature of data in an eecient way is crucial to arrive at acceptable system implementations. This aspect of design has often been ignored up to now in high-level synthesis. In this paper, a polyhedral based model is presented for the linear, piece-w...
متن کاملAllocation of Multirate Systems on Multiprocessors with Memory Hierarchy Modeling and Optimization
The paper presents a task allocation scheme for system-level synthesis of multirate real-time tasks on multiprocessors with memory hierarchies. The allocation algorithm is the first to take into account the effect of memory hierarchies at task level and optimizes for it. The algorithm is based on a task-level model of hierarchical memories first proposed in our previous work [1]. Caches are ess...
متن کاملTask-level Memory Hierarchy Synthesis for Low Power Real-Time Systems
Memory hierarchies (caches) are essential for modern embedded cores to obtain high performance. They also represents a significant portion of the cost, size and power consumption of many embedded systems. This paper describes a task-level memory synthesis algorithm that synthesizes the memory hierarchies for multi-task real-time systems under the constraints of performance, power and cost. Give...
متن کاملEnergy-Aware Memory Allocation Framework for Embedded Data-Intensive Signal Processing Applications
Many signal processing systems, particularly in the multimedia and telecommunication domains, are synthesized to execute dataintensive applications: their cost related aspects — namely power consumption and chip area — are heavily influenced, if not dominated, by the data access and storage aspects. This paper presents an energy-aware memory allocation methodology. Starting from the high-level ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1994