Very Fast VLSI Fuzzy Processor : 2 inputs 1 output
نویسندگان
چکیده
The industrial applications of fuzzy processors are increasing mainly in control and pattern recognition fields. Some of these applications require high speed that can not be obtained by standard commercial fuzzy processors. This paper describes the architecture of a very small size high speed fuzzy chip with two inputs and one output. The input sample rate of 80 ns (4 clock cycles at 50 MHz) is obtained by processing the only actives rules and by a parallelpipeline architecture. The design has been done using VHDL language. Using the cell-based ASIC of the 0.7 μm CMOS ES2 technology library the synthesis has produced a chip of about 10 square mm.
منابع مشابه
Silicon Drift Detector Readout and On-Line Data Reduction using a Fast VLSI Dedicated Fuzzy Processor
A Silicon Drift Detector Front-End and a Smart Readout System different from a trivial zerosuppression is proposed. ON-LINE pre-processing, using a Fast VLSI dedicated Fuzzy Processor, reduces significantly acquisition data volume and hardware requirements. Silicon Drift Detectors Readout and ON-LINE Data Reduction using a Fast VLSI Dedicated Fuzzy Processor 2
متن کاملVLSI hardware architecture for complex fuzzy systems
This paper presents the design of a VLSI fuzzy processor, which is capable of dealing with complex fuzzy inference systems, i.e., fuzzy inferences that include rule chaining. The architecture of the processor is based on a computational model whose main features are: the capability to cope effectively with complex fuzzy inference systems; a detection phase of the rule with a positive degree of ...
متن کاملDESIGN AND REALIZATION OF A 50 MFIPS FUZZY PROCESSOR IN 1.0 μm CMOS VLSI TECHNOLOGY
This paper deals with two problems: the first concerns the design of the HW architecture of a high speed Fuzzy Processor that works at 50 Mega Fuzzy Inference per Second (MFIPS). It has eight 7 bit inputs and one 7 bit output. It is foreseen to apply it as a part of the trigger device in HEP (High Energy Physics) experiments, the second one concerns the 1.0 μm CMOS VLSI design of the fuzzificat...
متن کاملDesign of a Family of VLSI High Speed Fuzzy Processors - Fuzzy Systems, 1996., Proceedings of the Fifth IEEE International Conference on
Alessandro Gabrielli, Enzo Gandolfi, Massimo Masetti Department of Physics, University of Bologna, via Irnerio 46,40126 Bologna Italy Phone: +39 51 630570 Fax +39-51-247244 E-mail: [email protected] This paper describes the architecture of two VLSI Fuzzy chips designed to run at very high speed: 50 Mega Fuzzy Inference per Second (MFIPS) at least. The two projects differ in the number of input...
متن کاملVLSI Architecture of Reduced Rule Base Inference for Run-Time Configurable Fuzzy Logic Controllers
In this paper, a new VLSI architecture is provided for the application of quad-input and dual-output Fuzzy Logic Controller (FLC) with maximum seven fuzzy membership functions. Our approach is based on classical three stage implementation process – fuzzification, rule inference and defuzzification cores. An innovative design methodology is proposed by splitting the process between DSP processor...
متن کامل