A 0.18µm CMOS Receiver with Decision-feedback Equalization for Backplane Applications
نویسندگان
چکیده
Decision-feedback equalization (DFE) is explored to reduce inter-symbol interference (ISI) and crosstalks in highspeed backplane applications. In the design of clock and data recovery (CDR) circuit, embedding DFE within phase and frequency detector (PFD) enhances to recover data inherently from distorted input signals and facilitates to provide DFE with recovered clock. With PRBS15 data signaling at 5-Gb/s over 34” FR4 backplane, SPECTRE simulation in 0.18-μm CMOS process has shown the design feasibility.
منابع مشابه
A 0.18 µm CMOS 3.125-Gb/s Digitally Controlled Adaptive Line Equalizer with Feed-Forward Swing Control for Backplane Serial Link
A new compact line equalizer is proposed for backplane serial link applications. The equalizer has two control blocks. The feed-forward swing control block determines the optimal low frequency level and the feedback control block detects signal shapes and decides the high-frequency boosting level of the equalizer. Successful equalization is demonstrated over a 1.5m long PCB trace at 3.125-Gb/s ...
متن کاملISSCC 2010 / SESSION 8 / HIGH - SPEED WIRELINE TRANSCEIVERS / 8 . 8 8 . 8 A 20 Gb / s 40 mW Equalizer in 90 nm CMOS Technology
In order to reduce the pin count of chips and the complexity of the routing on printed-circuit boards and backplanes, it is desirable to replace a large number of parallel channels with a few serial links. Such a transformation can also potentially save significant power because it lowers the number of output drivers while maintaining the I/O voltage swings and termination impedances relatively...
متن کاملAn Area Efficient 4Gb/s 3-Tap Decision Feedback Equalizer with Current-Integrating Summer
of the Thesis An Area Efficient 4Gb/s 3-Tap Decision Feedback Equalizer with Current-Integrating Summer by Chen Zhang Master of Science in Electrical and Computer Engineering Northeastern University, April 2016 Prof. Yong-Bin Kim, Adviser As the requirement of wire line applications increases, the demand for higher data transmission bandwidth is continuously exploding. While the on-chip speed h...
متن کاملAdaptation Algorithm of Decision Feedback Equalizer with First Post-Cursor Cancellation for Backplane Serial Links
In multi-gigabit per second systems, due to speed limitation, decision feedback equalization with first post-cursor cancellation can cause additional pattern dependent jitters with conventional LMS adaptation algorithm. Combining LMS algorithm and edge equalization, effects of first tap feedback delay is relieved and more compromised timing and voltage margin is obtained. The result is verified...
متن کاملOn the Practical Aspects of Joint Passive Phase Conjugation and Equalization Underwater Communication Systems
Underwater acoustic communication systems suffer from the channel impairments which results in time spreading of the transmitted signal. In underwater environment, multiple replicas of the transmitted signal are received at the receiver through different paths, which causes significant Inter-Symbol Interference (ISI). Decision Feedback Equalizers (DFE) was utilized to overcome this type of inte...
متن کامل