Multilevel Logic Minimization Using K-map XOR Patterns
نویسنده
چکیده
OMBINING entered variable (EV) subfunctions and C XOR patterns in a Karnaugh map (K-map) extraction process [3] is a special and powerful form of K-map multilevel function minimization. Used with two-level logic forms (AND and OR functions) this multilevel minimization approach leads to XOIUSOP, EQVPOS and hybrid forms that often represent a substantial reduction in the hardware not possible otherwise. XOWSOP and EQVROS forms are those connecting p-terms with XOR operators or s-terms with EQV operators, respectively. Hybrid forms are those containing a mixture of these. Conventional (1’s and 0’s) K-map methods involving XOR pattems have been used to obtain coefficient values for ReedMuller XOR expansions [4]. Such methods have been shown to provide minimum fixed-polarity solutions to such expansions. Sasao [2] has shown that the use of conventional K-maps together with Boolean manipulation can be used to yield a XOIUSOP minimum for some functions. Except for the work cited in [3] no other published work is known to exist on the subject of logic minimization using EV K-map XOR patterns. In the past the XOR gate (or EQV gate) has been viewed as a two-level device, meaning two units of path delay. Thus, its use with other gates, including other XOR or EQV gates, resulted in multiple units of path delay, hence the term multilevel. Also, XOR logic was known to be expensive, hardware-wise. But the emergence of CMOS IC technology has moved the XOR and EQV gates close to single level gates with respect to compactness and speed [3]. Furthermore, the arrival of FPGA’s and FPLD’s has made XOWSOP and EQV/POS based logic synthesis practical [2]. In this article it will be shown how simple “pencil-andpaper” methods can be used to extract gate-minimum multilevel logic designs not yet possible by any other method including the use of CAD techniques. The methods described in this article make possible multilevel IC designs that occupy much less real estate than would be possible for an equivalent
منابع مشابه
Multilevel Logic Minimization Using Functional Don't Cares
The concept of two-level cube on a Karnaugh map is first generalized to a multilevel cube that can cover both “0” and “1 ” entries. Then an efficient procedure is presented to produce a multilevel form of any incompletely specijied function on a Karnaugh map utilizing don’t cares (DCs) generated as the function is decomposed. Further; an important property of Boolean functions, “containment” of...
متن کاملMulti-level logic minimization using implicit don't cares
This paper describes a new approach for the minimization of multilevel logic circuits. We define a multilevel representation of a block of combinational logic called a Boolean network. We propose a procedure, ESPRESSO-MLD, to transform a given Boolean network into a prime, irredundant, and “R-minimal” form. This procedure rests on the extension of the notions of primality and irredundancy, prev...
متن کاملNovel Defect Terminolgy Beside Evaluation And Design Fault Tolerant Logic Gates In Quantum-Dot Cellular Automata
Quantum dot Cellular Automata (QCA) is one of the important nano-level technologies for implementation of both combinational and sequential systems. QCA have the potential to achieve low power dissipation and operate high speed at THZ frequencies. However large probability of occurrence fabrication defects in QCA, is a fundamental challenge to use this emerging technology. Because of these vari...
متن کاملBoolTool: A Tool for Manipulation of Boolean Functions
A new tool for manipulation of logic functions is presented in this paper. The source functions are described by an algebraic expression (or a set of expressions), in a VHDL-like style, by a truth table (PLA) or as a CNF form. In particular, any multilevel network of logic gates can be used as a source for the tool. The tool is capable of performing basic Boolean operations on the source functi...
متن کاملA high Speed 8 Transistor Full Adder Design Using Novel 3 Transistor XOR Gates
The paper proposes the novel design of a 3T XOR gate combining complementary CMOS with pass transistor logic. The design has been compared with earlier proposed 4T and 6T XOR gates and a significant improvement in silicon area and power-delay product has been obtained. An eight transistor full adder has been designed using the proposed three-transistor XOR gate and its performance has been inve...
متن کامل