A Fully Integrated Dual-Mode Frequency Synthesizer for GSM and Wideband CDMA in 0.5μm CMOS
نویسندگان
چکیده
A fully integrated dual-mode frequency synthesizer for GSM and Wideband CDMA (WCDMA) is presented. The synthesizer is designed to maximize hardware sharing between the two modes by applying fractional frequency synthesis to GSM mode and integer frequency synthesis to WCDMA mode. The shared components include phase frequency detector (PFD), charge pump (CP), loop filter, integer frequency divider and VCO, which is 70% of the entire synthesizer in term of die area. A high-speed low power dual modulus prescaler is proposed to operate up to 2.1GHz at 3.3V supply voltage with 11.6mW power consumption by simulation. A dual mode VCO is also proposed for the enhanced tuning range with an accumulation mode NMOS varactor for band-to-band tuning and a pn junction varactor for in-band tuning. The simulation result shows that the synthesizer phase noise is –112dBc/Hz at 600kHz offset frequency for WCDMA mode and –117 dBc/Hz for GSM mode.
منابع مشابه
A Completely Integrated, Low Noise, Low Power CMOS Frequency Synthesizer for GSM Communications
A low power 22-mW 900MHz Frequency Synthesizer (FS), with an on-chip LC-tuned voltage controlled oscillator (VCO) for GSM applications is presented. The synthesizer possesses several novel features that include a completely integrated structure, a low phase noise on-chip LC VCO, a low-power Dual-Modulus Divider (DMD) in CML topology, a compensated charge pump with balanced switching, an on-chip...
متن کاملA fully integrated frequency synthesizer for a dual-mode GPS and Compass receiver
This paper presents a fully integrated frequency synthesizer for a dual-mode GPS and Compass receiver fabricated in a 0.13 m CMOS technology. The frequency synthesizer is implemented with an on-chip symmetric inductor and an on-chip loop filter. A capacitance multiplying approach is proposed in the on-chip loop filter design for area-saving consideration. Pulse-swallow topology with a multistag...
متن کاملA 1.35 GHz CMOS wideband frequency synthesizer for mobile communications
The design and simulation of a 1.35 GHz fully integrated CMOS frequency synthesizer for a double band receiver is presented. The proposed synthesizer is based in a wide-band PLL topology with a high reference frequency. This approach allows obtaining low phase noise, fast switching time, a low divider ratio and a reduction in the total chip area. Besides, the use of a novel charge-pump circuit ...
متن کاملA Low-noise Fast-settling Pll with Extended Loop Bandwidth Enhancement by New Adaptation Technique
A new adaptation scheme for low noise and fast settling phase locked loops (PLL’s) is presented. Extended loop bandwidth enhancement is achieved by the adaptive control on the reference frequency and frequency divide ratio. It enables the loop bandwidth in the speed-up mode to greatly exceed the limit of approximately 1/10 of the channel spacing in the integer frequency synthesizer. Based on th...
متن کاملA 0.1-5.0 GHz Reconfigurable Transmitter With Dual-Mode Power Amplifier and Digitally-Assisted Self-Calibration for Private Network Communications
A 0.15.0 GHz 65 nm CMOS recongurable transmitter for private network wireless communications is presented. The transmitter integrates a 0.11.5 GHz high-efciency dual-mode power amplier to support low-cost narrowband applications and a 0.455.0 GHz efciency-optimized pre-power amplier to support high-performance wideband applications. A wideband PLL frequency synthesizer, DACs with recon...
متن کامل