ISSCC 2008 / SESSION 5 / HIGH - SPEED TRANSCEIVERS / 5 . 3 5 . 3 A 20 Gb /
نویسندگان
چکیده
The ever growing volume of backplane communications pushes the data rate toward 20Gb/s for the next-generation transceivers. Over the years, chip designers have been seeking different data formats to overcome the loss of electrical channels. Among the existing solutions, duobinary signaling manifests itself in bandwidth efficiency as (1) its spectrum occupies only half as wide as that of NRZ data; (2) it incorporates the intrinsic roll-off bandwidth of the channel as part of the desired response. The design and experimental verification of a fully-integrated duobinary transceiver in 90nm CMOS is described. The transceiver achieves 20Gb/s error-free transmission over a 40cm Rogers and a 10cm FR4 channels.
منابع مشابه
ISSCC 2007 / SESSION 24 / MULTI - GB / s TRANSCEIVERS / 24 . 5 24 . 5 A 20 Gb / s Broadband Transmitter with Auto - Configuration Technique
The ever-growing volume of communication over backplane channels necessitates transceivers with equalization techniques. Among the existing solutions, transmit pre-emphasis manifests itself in its simplicity and accuracy. However, making it adaptive is not a trivial work due to the lack of eye-opening information from the receive side, unless a back channel or a bidirectional topology is includ...
متن کاملISSCC 2010 / SESSION 20 / NEXT - GENERATION OPTICAL & ELECTRICAL INTERFACES / 20 . 8 20 . 8 A 2 × 25 Gb / s Deserializer with 2 : 5 DMUX for 100 Gb / s Ethernet Applications
The ever growing bandwidth requirement for novel server technologies including multi-core processing, virtualization, and networked storage leads to multichannel Internet connectivity such as 100GbE. Among the proposed standards [1], those with 4 channels (e.g., 100GBASE-ER4) are selected to arrive at a reasonable component count in discrete and photonic integration. This paper presents a 2-cha...
متن کاملISSCC 2010 / SESSION 8 / HIGH - SPEED WIRELINE TRANSCEIVERS / 8 . 8 8 . 8 A 20 Gb / s 40 mW Equalizer in 90 nm CMOS Technology
In order to reduce the pin count of chips and the complexity of the routing on printed-circuit boards and backplanes, it is desirable to replace a large number of parallel channels with a few serial links. Such a transformation can also potentially save significant power because it lowers the number of output drivers while maintaining the I/O voltage swings and termination impedances relatively...
متن کاملISSCC 2015 / SESSION 19 / ADVANCED WIRELESS TECHNIQUES / 19 . 5 19 . 5 An HCI - Healing 60 GHz CMOS Transceiver
The research of 60GHz CMOS transceivers has bloomed due to their capability of achieving low-cost multi-Gb/s short-range wireless communications [1]. Considering practical use of the 60GHz CMOS transceivers, longer operation lifetime with high output power is preferred to provide reliable products. Unfortunately, as indicated in [2], the output power capability of the transmitter will gradually...
متن کاملAn 8.4Gb/s 2.5pJ/b mobile memory I/O interface using simultaneous bidirectional Dual (Base+RF) band signaling
Power and bandwidth requirements have become more stringent for DRAMs in recent years. This is largely because mobile devices (such as smart phones) are more intensively relying on the use of graphics. Current DDR memory I/Os operate at 5Gb/s with a power efficiency of 17.4mW/Gb/s (i.e., 17.4pJ/b)[1], and graphic DRAM I/Os operate at 7Gb/s/pin [3] with a power efficiency worse than that of DDR....
متن کامل