Design of a 4-bit Non-volatile Sram Using Magnetic Tunnel Junction
نویسندگان
چکیده
In this paper, we propose a non-volatile SRAM, which presents simultaneously low power dissipation and high speed. This SRAM is based on MRAM (Magnetic RAM technology on standard CMOS. In this non-volatile SRAM design, we use Magnetic Tunnel Junctions (MTJ) as storage element. A 4-bit SRAM cell is designed and its read-write operations are described. Sense Amplifier is used in the read operation model. Two Write-Enable transistors and two inverters are used in the write operation model. The 4-bit SRAM cell has been implemented using Tanner tool. The operation of the SRAM cell is clearly understood from the output waveforms obtained after implementation. The structure and working of Magnetic Tunnel Junction is studied. The design of a Non-Volatile SRAM using Magnetic Tunnel Junction is proposed.
منابع مشابه
MTJ-Based Nonvolatile 9T SRAM Cell
This paper presents a spin-transfer torquemagnetic tunnel junction (STT-MTJ) based non-volatile 9-transistor (9T) SRAM cell. The cell achieves low power dissipation due to its series connected MTJ elements and read buffer which offer stacking effect. The paper studies the impact of PVT (process, voltage, and temperature) variations on the design metric of the SRAM cell such as write delay and c...
متن کاملReconfigurable Circuits Using Magnetic Tunneling Junction Memories
This paper presents the first results of our work to research and develop new reconfigurable circuits and topologies based on Magnetic RAM (MRAM) memory elements. This work proposes a coarse-grained reconfigurable array using MRAM. A coarse-grained array, where each reconfigurable element computes on 4-bit or larger input words, is more suitable to execute data-oriented algorithms and is more a...
متن کاملA Sub-threshold 9T SRAM Cell with High Write and Read ability with Bit Interleaving Capability
This paper proposes a new sub-threshold low power 9T static random-access memory (SRAM) cell compatible with bit interleaving structure in which the effective sizing adjustment of access transistors in write mode is provided by isolating writing and reading paths. In the proposed cell, we consider a weak inverter to make better write mode operation. Moreover applying boosted word line feature ...
متن کاملResilience-Driven STT-RAM Cache Architecture for Approximate Computing
High-end manycore microprocessors exhibit large-sized caches (32MB – 128MB) that consume a significant amount of total energy. These caches are typically composed of 6T-SRAM cells, which lack efficiency in terms of area and leakage power [1][2]. The emerging memory technologies, like Spin-Transfer Torque RAM (STT-RAM), not only incur reduced leakage power but also provide high integration densi...
متن کاملDevelopment of the magnetic tunnel junction MRAM at IBM: From first junctions to a 16-Mb MRAM demonstrator chip
This paper reviews the remarkable developments of the magnetic tunnel junction over the last decade and in particular, work aimed at demonstrating its potential for a dense, fast, and nonvolatile random access memory. The initial focus is on the technological roots of the magnetic tunnel junction, and then on the recent progress made with engineered materials for this device. Following that, we...
متن کامل