Output queued switch emulation by a one-cell-internally buffered crossbar switch
نویسندگان
چکیده
∗— Output-Queued (OQ) switching architecture is known to be of optimal performance amongst all queuing approaches. However, OQ switches were always known to lack scalability due to the high memory bandwidth constraints. Extensive research work showed that an OQ switch can be exactly emulated by a more scalable crossbar switch (i.e., InputQueued (IQ) switch) and a small speedup[9]. Unfortunately, this important result was of no practical use due to the high complexity of the proposed scheduling scheme. A similar result was shown in [11] and was based on the Internally Buffered Crossbar (IBC) switching architecture. While the latter result seems to overcome the complexity issue, the scheduling scheme presented, especially the time stamping mechanism performed by the OCF output scheduling scheme, is costly. In this paper, we extend our previous work in [6] and prove the same result as in [11] but with less hardware requirements. In particular, we propose a simple scheduling scheme, named Modified Current Arrival First– Lowest TTL First (MCAF-LTF), that doesn’t require costly time stamping mechanism. Based on the MCAF-LTF, we prove that, with a speedup of just 2, a onecell-internally buffered crossbar switch can exactly emulate an OQ switch. The reduced complexity of our proposed scheme makes it of high practical value and allows it to be readily implemented in such ultra-high capacity network.
منابع مشابه
1 Architectures of Internet Switches and Routers
Over the years, different architectures have been investigated for the design and implementation of high-performance switches. Particular architectures were determined by a number of factors based on performance, flexibility and available technology. Design differences were mainly a variation in the queuing functions and the switch core. The crossbar-based architecture is perhaps the dominant a...
متن کاملA Parallel-Polled Virtual Output Queued Switch with a Buffered Crossbar
* This material is based upon work supported by the National Science Foundation under Grant No. 9875177. Abstract Input buffered switches with Virtual Output Queues (VOQ) are scalable to very high speeds, but require switch matrix scheduling algorithms to achieve high throughput. Existing scheduling algorithms based on parallel requestgrant-accept cycles cannot natively support variable length ...
متن کاملMatching Output Queueing with a Combined Input Output Queued Switch
The Internet is facing two problems simultaneously: there is a need for a faster switching/routing infrastructure, and a need to introduce guaranteed qualities of service (QoS). Each problem can be solved independently: switches and routers can be made faster by using input-queued crossbars, instead of shared memory systems; and QoS can be provided using WFQ-based packet scheduling. However, un...
متن کاملAbr Architecture and Simulation for an Input-buffered and Per-vc Queued Atm Switch
This paper proposes an innovative concept, called virtual output queue, to support available bit rate (ABR) traffic on an input-buffered, per virtual circuit (VC) queued switch. This technique allows ABR models developed for output-buffered systems to be migrated to an inputbuffered system. In order to evaluate the virtual output queue and to compare different ABR algorithms, a simulator of the...
متن کاملA Four-Terabit Single-Stage Packet Switch with Large Round-Trip Time Support
We present the architecture and practical VLSI implementation of a 4-Tb/s single-stage switch. It is based on a combined input-and crosspoint-queued structure with virtual output queuing at the ingress, which has the scalability of input -buffered switches and the performance of output-buf-fered switches. Our system handles the large fabric-internal transmission latency that results from packag...
متن کامل