Performance optimization of Carry Select Adders using Variable Latency design style
نویسنده
چکیده
This paper presents a Variable Latency (VL) adder. It is introduced to work at a lower time delay than that required by a Ripple Carry Adder (RCA). It proposes a new technique called HOLD LOGIC. The VL-adder design is further modified to overcome the effects of negative bias temperature instability (NBTI). In the CLDC (Carry Length Detection Circuit), more number of components are used and it performs clock stretching. Here HOLD LOGIC circuit is used to reduce the number of components used in CLDC circuit. Because of the HOLD LOGIC, the delay, and the number of gates are reduced. Xilinx ISE is used for simulation and synthesis.
منابع مشابه
Timing Analysis of Quasi-Delay-Insensitive Ripple Carry Adders – A Mathematical Study
This paper deals with the timing analysis of quasi-delay-insensitive (QDI) ripple carry adders from a mathematical perspective. In this context, this paper throws light on forward latency, backward latency and cycle time metrics of robust asynchronous adders, which correspond to either strong or weak-indication timing regimes. With respect to weak-indication, both distributive and biased design...
متن کاملFast Mux-based Adder with Low Delay and Low PDP
Adders, as one of the major components of digital computing systems, have a strong influence on their performance. There are various types of adders, each of which uses a different algorithm to do addition with a certain delay. In addition to low computational delay, minimizing power consumption is also a main priority in adder circuit design. In this paper, the proposed adder is divided into s...
متن کاملDelay Optimisation in High - Performance Carry - Select Adders
This paper analyses techniques to measure the delay of 64 bit and 128-bit carry select adders .This is used for high-performance and low-power applications. It is introduced to work at a lower time delay than that required by a Ripple Carry Adder. This paper uses a very simple and efficient gate-level modification technique to significantly reduce the delay of the CSA. The proposed design has r...
متن کاملPerformance analysis of radix-4 adders
We present a radix-4 static CMOS full adder circuit that reduces the propagation delay, PDP, and EDP in carry-based adders compared with using a standard radix-2 full adder solution. The improvements are obtained by employing carry look-ahead technique at the transistor level. Spice simulations using 45 nm CMOS technology parameters with a power supply voltage of 1.1 V indicate that the radix-4...
متن کاملof Pharmaceutical , Biological and Chemical Sciences Review on Performance of Adders for VLSI Applications
In this paper an extensive study on several adders has been manifested to design VLSI applications. Adder circuits plays a major role to modify or design a multiplier. Imprecise adder is one of the design where used in increasing the performance and power efficiency and approximate adders are for error detection and correction.16T full adders is also used to fast and energy efficient adder. An ...
متن کامل