A Design of a Fast Parallel-Pipelined Implementation of AES: Advanced Encryption Standard
نویسندگان
چکیده
We take some parts of a theoretical mobility model in a two-dimension grid proposed by Greenlaw and Kantabutra to be our model. The model has eight necessary factors that we commonly use in a mobile wireless network: sources or wireless signal providers, the directions that a source can move, users or mobile devices, the given directions which define a user’s movement, the given directions which define a source’s movement, source’s velocity, source’s coverage, and obstacles. However, we include only the sources, source’s coverage, and the obstacles in our model. We define SQUARE GRID POINTS COVERAGE (SGPC) problem to minimize number of sources with coverage radius of one to cover a square grid point size of p with the restriction that all the sources must be communicable and proof that SGPC is in NPcomplete class. We also give an APPROX-SQUARE-GRID-COVERAGE (ASGC) algorithm to compute the approximate solution of SGPC. ASGC uses the rule that any number can be obtained from the addition of 3, 4 and 5 and then combines 3-gadgets, 4-gadgets and 5-gadgets to specify the position of sources to cover a square grid point size of p. We find that the algorithm achieves an approximation ratio of 2 10 2 1 2 p p . Moreover, we state about the extension usage of our algorithm and show some examples. We show that if we use ASPC on a square grid size of p and if sources can be moved, the area under the square grid can be covered in eight-time-steps movement. We also prove that if we extend our source coverage radius to 1.59, without any movement the area under the square gird will also be covered. Further studies are also discussed and a list of some tentative problems is given in the conclusion.
منابع مشابه
FPGA Can be Implemented Using Advanced Encryption Standard Algorithm
This paper mainly focused on implementation of AES encryption and decryption standard AES-128. All the transformations of both Encryption and Decryption are simulated using an iterativedesign approach in order to minimize the hardware consumption. This method can make it avery low-complex architecture, especially in saving the hardware resource in implementing theAES InverseSub Bytes module and...
متن کاملHardware Implementation of Dynamic S-BOX to Use in AES Cryptosystem
One of the major cipher symmetric algorithms is AES. Its main feature is to use S-BOX step, which is the only non-linear part of this standard possessing fixed structure. During the previous studies, it was shown that AES standard security was increased by changing the design concepts of S-BOX and production of dynamic S-BOX. In this paper, a change of AES standard security is studied by produc...
متن کاملA Versatile Pipelined Hardware Implementation for Encryption and Decryption Using Advanced Encryption Standard
The Advanced Encryption System – AES is now used in almost all network-based applications to ensure security. In this paper, we propose a very efficient pipelined hardware implementation of AES128. The design is versatile as it allows both encryption and decryption. The core computation of AES, which is performed on data blocks of 128 bits, is iterated for several rounds, depending on the key s...
متن کاملAn AES crypto chip using a high-speed parallel pipelined architecture
The number of Internet and wireless communications users has rapidly grown and that increases demand for security measures to protect user data transmitted over open channels. In December 2001, the National Institute of Standards and Technology (NIST) of the United States chose the Rijndael algorithm as the suitable Advanced Encryption Standard (AES) to replace the Data Encryption Standard (DES...
متن کاملA Hardware Implementation of the Advanced Encryption Standard (AES) Algorithm using SystemVerilog
In this paper, a hardware implementation of the AES128 encryption algorithm is proposed. A unique feature of the proposed pipelined design is that the round keys, which are consumed during different iterations of encryption, are generated in parallel with the encryption process. This lowers the delay associated with each round of encryption and reduces the overall encryption delay of a plaintex...
متن کاملImplementation of the AES Algorithm for a Reconfigurable, Bit Serial, Fully Pipelined Architecture
This paper describes the implementation of the Advanced Encryption Standard (AES) for a specific hardware architecture, which was developed based on the combination of different design paradigms. The architecture comprises synchronous and systematic bit–serial processing without a central controlling instance. To realize the AES cipher, we extended the architecture by designing specific element...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- CoRR
دوره abs/1501.01427 شماره
صفحات -
تاریخ انتشار 2013