Implementation of a Fast Fourier Transform Processor in NULL Convention Logic
نویسندگان
چکیده
Abstract – The Fast Fourier Transform (FFT) is a critical part in communication systems, because it can greatly reduce the computation requirement for signal processing. This paper presents the design of a FFT processor using NULL Convention Logic (NCL), which has been shown to have power consumption advantages over its synchronous counterpart. Performance metrics for the NCL FFT processor are obtained from Cadence simulation, and compared to an equivalent synchronous implementation.
منابع مشابه
Design and Implementation of Power Efficient Micro Pipelined GALS Based 2-D FFT Processor Core
Today’s complex SOC solutions demand low power processors. Synchronous processors which consume conveniently replaced by low power delay-insensitive (DI) asynchronous logic. In this paper, a Micro-pipelined GALS based 2D Fast Fourier Transform [FFT] Processor is designed and implemented to perform power, area and timing analysis. The implemented design has given power advantage of 78.22% and ti...
متن کاملDesign of High Performance Microprocessor
High performance microprocessor design using Q-Dot technology addresses the key design issues like ALU design, memory management required to run parallel algorithms in solving Fast Fourier Transform algorithm, matrix inversion algorithm, Barnes problem, Ocean problem, sorting and graphical processing unit. We design the processor such that it can implement parallel algorithm in real time operat...
متن کاملIJSRD - International Journal for Scientific Research & Development| Vol. 3, Issue 10, 2015 | ISSN (online): 2321-0613
In this Paper, the architecture and FPGA implementation of a Coordinate Rotation Digital Computer (CORDIC) pipeline Fast Fourier Transform (FFT) processor is presented. Fast Fourier Transforms (FFT) is highly efficient algorithm which uses Divide and Conquer approach for speedy calculation of Discrete Fourier transform (DFT) to obtain the frequency spectrum. CORDIC algorithm which is hardware e...
متن کاملDesign and Implementation of Pipelined Floating Point Fast Fourier Transform Processor
There are several methodologies and techniques that already offer hardware and software solutions for computing Fast Fourier Transform (FFT), which have advantages for specific applications. These solutions are developed for running in several platforms, such as GPU, DSP, FPGA and ASIC and they are usually described in C/C++ language or HDL. Implementation intended for reconfigurable logic is u...
متن کاملHardware implementation low power high speed FFT core
In recent times, DSP algorithms have received increased attention due to rapid advancements in multimedia computing and high-speed wired and wireless communications. In response to these advances, the search for novel implementations of arithmetic-intensive circuitry has intensified. For the portability requirement in telecommunication systems, there is a need for low power hardware implementat...
متن کامل