New DFM Approach Abstracts AltPSM Lithography Requirements for sub-100nm IC Design Domains
نویسندگان
چکیده
Since the semiconductor industry hit the 0.18-micron generation, device feature sizes have become increasingly smaller than the wavelength of light used by available optical-lithography equipment. In this subwavelength arena, manufacturing requirements must be handled up front in the IC design stage—while changes can still be made—to enhance quality and yield. This paper defines the components needed to get clean alternating phaseshifting masks (altPSM) that ensure the manufacturability of subwavelength circuit designs. The authors present a new design for manufacturability (DFM) approach, creating an abstract set of rules that can be used to advantage in various IC CAD tool domains, especially for 100nm and below design rules. A new methodology and algorithm are presented that can quickly and easily integrate altPSM into existing and future tools earlier in the IC design flow. Finally, experimental results show how the methodology and algorithm is used to debug process-aware designs and make them altPSM-compliant.
منابع مشابه
Partially Constrained Compliant Stages for High Resolution Imprint Lithography
1 Currently with 3M, Austin, TX. 2 Corresponding author: Tel.: 512-471-6546: fax: 512-471-8727. E-mail address: [email protected]. ABSTRACT This paper presents design of partially constrained compliant stages for high-resolution (sub 100nm) imprint lithography machines. The kinematic designs of the stages allow passive alignment of two flat surfaces and enable shear-free separation. Thi...
متن کاملLayout Design and Lithography Technology for Advanced Devices
OVERVIEW: The minimum feature size required for the most advanced semiconductor devices is now below half the exposure wavelength, and the optical lithography technology is facing its practical resolution limit. In this article, we review the current status of DFM and issues for further miniaturization. The role and requirements of metrology technology are also discussed. The layout design has ...
متن کاملDesign for Manufacturability: From Ad Hoc Solution To Extreme Regular Design
In very large scale integrated (VLSI) circuit design, shrinking transistor feature size using advanced lithography techniques has been a holy grail for the whole semiconductor industry. However, the gap between the manufacturing capability and the design expectation becomes more and more critical for sub-28nm technology nodes Under the constraint of 193nm wavelength lithography, advanced circui...
متن کاملBuilding your yield of dreams
&ONE OF THE wonders of the MeadConway revolution was in providing a clean break between the design process and manufacturing. Circuits could neatly be represented by stick diagrams, and the separation requirements between features on a die could be captured by a set of design rules. In nanoscale CMOS technologies, this division between design and manufacturing is no longer as simple. In the mod...
متن کاملLogic Diagnosis and Yield Learning
In the past, logic diagnosis was primarily used to support failure analysis labs. It was typically done on a small sample of defective chips, therefore long processing times, manual generation of diagnostic patterns, and usage of expensive equipment was acceptable. In addition to failure analysis, yield learning relied on test chips and in line inspection. Recently, sub-wavelength lithography p...
متن کامل