A 285-MHz Pipelined MAP Decoder in 0.18- m CMOS
نویسندگان
چکیده
Presented in this paper is a pipelined 285-MHz maximum a posteriori probability (MAP) decoder IC. The 8.7-mm IC is implemented in a 1.8-V 0.18m CMOS technology and consumes 330 mW at maximum frequency. The MAP decoder chip features a block-interleaved pipelined architecture, which enables the pipelining of the add-compare-select kernels. Measured results indicate that a turbo decoder based on the presented MAP decoder core can achieve: 1) a decoding throughput of 27.6 Mb/s with an energy-efficiency of 2.36 nJ/b/iter; 2) the highest clock frequency compared to existing 0.18m designs with the smallest area; and 3) comparable throughput with an area reduction of 3-4 3 with reference to a look-ahead based high-speed design (Radix-4 design), and a parallel architecture.
منابع مشابه
Stretchable EMI Measurement Sheet With 8 ˟ 8 Coil Array, 2 V Organic CMOS Decoder, and 0.18 μ m Silicon CMOS LSIs for Electric and Magnetic Field Detection
A stretchable cm electromagnetic interference (EMI) measurement sheet is developed to enable the measurement of EMI distribution on the surface of electronic devices by wrapping the devices in the sheet. The sheet consists of an 8 8 coil array, a 2 V organic CMOS row decoder and a column selector, 40% stretchable interconnects with carbon nanotubes, and 0.18 m silicon CMOS circuits for electric...
متن کامل10-bit, 125 MS/s, 40 mW Pipelined ADC in 0.18 μm CMOS
This paper presents a 10-bit, 125 MS/s CMOS pipelined analog-to-digital converter (ADC). The power consumption of this ADC is just 40 mW at a supply voltage of 1.8 V, which is less than half that of other ADCs with an equivalent sampling rate. Low power consumption is achieved by using a flip-around digital-to-analog converter (FADAC) that reduces the power consumption of the front-end circuit ...
متن کامل190-MHz CMOS 4-Kbyte Pipelined Caches
In this paper we describe the design and implementation of a 190-MHz pipelined 4-Kbyte instruction and data cache. The caches are designed in 1.0-μm CMOS and measure 0.78 x 0.47 cm2. This paper describes the microarchitecture, cache timing, circuit implementation, and layout of both the instruction and the data cache. The key features of these caches are pipelined execution and the use of dynam...
متن کاملTechniques for Architecture Design for Binary Arithmetic Decoder Engines Based on Bitstream Flow Analysis
The design and implementation of a hardware accelerator dedicated to Binary Arithmetic Decoding Engine (BADE) is presented. This is the main module of the Context-Adaptive Binary Arithmetic Decoder (CABAD), as used in the H.264/AVC on-chip video decoders. We propose and implement a new approach for accelerating the decoding hardware of the significance map by providing the correct context for t...
متن کاملPipelined recursive modified Euclidean algorithm block for low-complexity, high-speed Reed–Solomon decoder
A novel pipelined recursive modified Euclidean (ME) algorithm block for the low-complexity, high-speed Reed–Solomon (RS) decoder is presented. The deeply pipelined recursive structure enables implementation of a significantly low-complexity ME algorithm block with much improved clock frequency. The low-complexity, high-speed RS decoder using the pipelined recursive ME algorithm block has been i...
متن کامل