Delay-insensitive gate-level pipelining
نویسندگان
چکیده
Delay-Insensitive Gate-Level Pipelining S. C. Smith, R. F. DeMara, J. S. Yuan, M. Hagedorn, and D. Ferguson
منابع مشابه
Automated Pipelining in ASIC Synthesis Methodology: Gate Transfer Level
The paper presents Gate Transfer Level (GTL) as a general framework for synthesis of industrial complexity asynchronous quasi-delay-insensitive (QDI) circuits. The GTL flow automatically provides the finest degree of pipelining (gate-level) resulting in extremely high-performance designs. Automatic gate level pipelining is not possible for synchronous design due to the stage balance problem and...
متن کاملDesigning NULL Convention Combinational Circuits to Fully Utilize Gate-Level Pipelining for Maximum Throughput
Since the NULL Convention Logic (NCL) paradigm is delay-insensitive, NCL combinational circuits cannot be partitioned indiscriminately when pipelining, as can clocked circuits. Instead, these circuits must be partitioned into stages, such that each stage is inputcomplete with respect to all of its inputs and delayinsensitivity is maintained. Therefore the selected architecture for an NCL circui...
متن کاملTiming Optimization through Pipelining And
In this paper, we consider the use of a limited pipelining scheme in conjunction with a gate resizing technique to improve the optimal clock speed of a combinational logic block. Gate resizing is restricted to a small subset of the circuit, and target gates are identiied using a delay sensitivity metric introduced here. 1 Abstract In this paper, we consider the use of a limited pipelining schem...
متن کاملGate and Throughput Optimizations for Null Convention Self-timed Digital Circuits
NULL Convention Logic (NCL) provides an asynchronous design methodology employing dual-rail signals, quad-rail signals, or other Mutually Exclusive Assertion Groups (MEAGs) to incorporate data and control information into one mixed path. In NCL, the control is inherently present with each datum, so there is no need for worsecase delay analysis and control path delay matching. This dissertation ...
متن کاملDevelopment of a large word-width high-speed asynchronous multiply and accumulate unit
This paper details the design of the fastest known asynchronous Multiply and Accumulate unit (MAC) architecture published to date. The MAC architecture herein is based on the MAC developed in Smith et al. (J. Syst. Archit. 47/12 (2002) 977–998). However, the MAC developed in Smith et al. (2002) contains conditional rounding, scaling, and saturation (CRSS) logic, not present in other comparable ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- Integration
دوره 30 شماره
صفحات -
تاریخ انتشار 2001