Quantization Effects Analysis on Phase Noise and Implementation of ALL Digital Phase Locked-Loop
نویسندگان
چکیده
Acknowledgement It has been a real privilege and honor to be a graduate student in joint master program of micro-electronic department at Fudan University and SoC program of Royal Institute of Technology (KTH). It is definitely an enjoyable and unforgettable experience to work with many brilliant students and teachers across country borders. I am deeply indebted to many people who have assisted me not only in this research work but also in my life in both Stockholm and Shanghai. First, I would like to greatly acknowledge Prof. Lirong Zheng for introducing KTH and Sweden to us and giving me the opportunity to do my master project, to write published paper in KTH. Thank you for instructing me not only in research area but also in broader areas of life beyond my word, in spite of your so-busy schedule. Thank you for helping me to solve problems from domestic to abroad. I believe I could learn much more from Prof. Lirong, a great model, in the future. I would also like to greatly acknowledge my supervisor in Fudan University Prof. Associate Jun Yu for his strong support for me to carry out master work both in KTH and in Fudan Univ. Thank you for helping me with so many academia affairs arising from my dual-study in two universities. Although I did not have much time and opportunity to study by his side, every of his word did have significant impact on my research, and always become more meaningful than what I understood after long-time paper digging. He is really a good model of industrial success. And, I would like to deeply thank Dr. Fredrik Jonsson for introducing me to this interest and potential electronics area. Thank you for your nice and patient instruction all the way in this master project, no matter how many times you have explained to me. Thank you for inspiring me with creative points worth further studying and showing me the real happiness for pure research. Also, I would like to thank Jian Chen for warm-hearted help during my project and spare time to discuss with me on every question I encountered, however basic it is. Thank you for sharing me with behavior model designs of your VCO project when I needed for my ADPLL quantization project. etc. for giving me such a happy memory of master time. Last but not least, I would like to thank …
منابع مشابه
A-New-Closed-form-Mathematical-Approach-to-Achieve Minimum Phase Noise in Frequency Synthesizers
The aim of this paper is to minimize output phase noise for the pure signal synthesis in the frequency synthesizers. For this purpose, first, an exact mathematical model of phase locked loop (PLL) based frequency synthesizer is described and analyzed. Then, an exact closed-form formula in terms of synthesizer bandwidth and total output phase noise is extracted. Based on this formula, the phase ...
متن کاملA 0.65–1.35 GHz synthesizable all-digital phase locked loop with quantization noise suppressing time-to-digital converter
This paper presents a new quantization noise suppression method for a time-to-digital converter (TDC) and proposes an all-digital phase-locked loop (ADPLL) architecture using only standard cell logic gates. Using a new multiple input multiple output (MIMO) quantization noise suppression method provides an order of √ 2N improvement in TDC resolution with N parallel TDC channels. Suppressed noise...
متن کاملUNIVERSITY OF CALIFORNIA, SAN DIEGO Enabling Techniques for Low Power, High Performance Fractional-N Frequency Synthesizers
Figure 12: a) High-level block diagram of the segmented quantizer; b) quantization block details; c) signal processing model .. Figure 16: Estimated power spectra of a) the quantization noise sequences, and b) the running sums of the quantization noise sequences of the first-order ∆Σ modulator and the segmented quantizer presented in Section IV before and Ian Galton supervised the research whic...
متن کاملDual Phase Detector Based Delay Locked Loop for High Speed Applications
In this paper a new architecture for delay locked loops will be presented. One of problems in phase-frequency detectors (PFD) is static phase offset or reset path delay. The proposed structure decreases the jitter resulted from PFD by switching two PFDs. In this new architecture, a conventional PFD is used before locking of DLL to decrease the amount of phase difference between input and outpu...
متن کاملLow Settling Time All Digital DLL For VHF Application
Settling time is one of the most important parameter in design of DLLs. In this paper we propose a new high speed with low settling time Delay Locked Loop (DLL) in which a digital signal processor (DSP) is used instead of using phase-frequency detector, charge pump and loop filter in conventional DLL. To have better settling time, PRP conjugate gradient algorithm is used to optimize delay of ea...
متن کاملDesign and Implementation of Digital Demodulator for Frequency Modulated CW Radar (RESEARCH NOTE)
Radar Signal Processing has been an interesting area of research for realization of programmable digital signal processor using VLSI design techniques. Digital Signal Processing (DSP) algorithms have been an integral design methodology for implementation of high speed application specific real-time systems especially for high resolution radar. CORDIC algorithm, in recent times, is turned out to...
متن کامل