Functional Memory Faults: A Formal Notation and a Taxonomy
نویسندگان
چکیده
This pap er presents a notation for describing functional fault models, which may occur in memory devices. Using this notation, the space of all possible memory faults has been constructed. It has been shown that this space is in nite, and contains the currently established functional fault models. New fault models in this space have been identi ed and verie d using resistive and cap acitive defect inje ction and simulation of a DRAM model.
منابع مشابه
A Generic Operational Memory Model Specification Framework for Multithreaded Program Verification
Given the complicated nature of modern architectural and language level memory model designs, it is vital to have a systematic approach for specifying memory consistency requirements that can support verification and promote understanding. In this paper, we develop a specification methodology that defines a memory model operationally using a generic transition system with integrated model check...
متن کاملPolitecnico di Torino Porto Institutional Repository [ Proceeding ] A 22 n March Test for Realistic Static Linked Faults in SRAMs
Linked Faults are considered an interesting class of memory faults. Their capability of influencing the behavior of other faults causes the hiding of the fault effect and makes test algorithm design a very complex task. Although several March Tests have been developed for the wide memory faults spread, a few of them are able to detect linked faults. In the present paper March AB, a March Test t...
متن کاملA Conformance Testing Process for Space Applications Software Services
Test Suite Param. Executable Test Suite UUT Converte the test purposes and the faults in a formal notation (FSM) Derive test cases Derive fault cases Observable Output Test Log Expected Output Test Operation Generate the Test Report Test Results Test Notation Standard Services Specification External Faults Preparation for Test
متن کاملA framework for testing special-purpose memories
Current memory testing methods rely on fault models that are inadequate to accurately represent potential defects that occur in modern, often specialized, memories. To remedy this, the authors present a formal framework for modeling and testing special-purpose memories. Their approach uses three models: the transistor circuit, the event-sequence model, and finite-state machines. The methodology...
متن کاملA Formal Framework for UML Modelling with Timed Constraints: Application to Railway Control Systems
In the context of railway signalling systems, time related features play a relevant role at the validation process and specialists are more and more confronted with the necessity of applying formal methods as mean of preventing software faults. UML offers a standard notation for high quality systems modelling, however its current lack of formal semantics explains the existence of few tools supp...
متن کامل