Analyzing and improving delay defect tolerance in pipelined combinational circuits
نویسندگان
چکیده
In this paper, we consider the problems of identiication of delay-fault-sensitive components in a pipelined combinational circuit, and of circuit modiication to improve the circuit's tolerance of delay faults. The results assume purely combinational logic, and xed gate delays calculated under oating delay mode.
منابع مشابه
Designing NULL Convention Combinational Circuits to Fully Utilize Gate-Level Pipelining for Maximum Throughput
Since the NULL Convention Logic (NCL) paradigm is delay-insensitive, NCL combinational circuits cannot be partitioned indiscriminately when pipelining, as can clocked circuits. Instead, these circuits must be partitioned into stages, such that each stage is inputcomplete with respect to all of its inputs and delayinsensitivity is maintained. Therefore the selected architecture for an NCL circui...
متن کاملDesign and implementation of an Asynchronous Controller for FPGA Based Asynchronous Systems
In a clause of combinational circuits, the throughput can be increased, without (wave) pipelining, by introducing data dependent delay feature thus avoiding the worst case delay. That is, in circuits like multipliers and adders which are the basic building blocks of any DSP system; the processing delay can be varied according to the magnitude of the input data. This makes the circuit asynchrono...
متن کاملNovel Defect Terminolgy Beside Evaluation And Design Fault Tolerant Logic Gates In Quantum-Dot Cellular Automata
Quantum dot Cellular Automata (QCA) is one of the important nano-level technologies for implementation of both combinational and sequential systems. QCA have the potential to achieve low power dissipation and operate high speed at THZ frequencies. However large probability of occurrence fabrication defects in QCA, is a fundamental challenge to use this emerging technology. Because of these vari...
متن کاملAutomatic Veriication of Combinational and Pipelined Fft Circuits
We describe how three hardware components (two combina-tional and one pipelined) for computing the Fast Fourier Transform have been automatically proved equivalent using a combination of rewriting techniques, symbolic simulation, induction and a general purpose theorem prover. We present some advice on how to verify circuits operating on complex data, and exemplify this by a general purpose pro...
متن کاملHigh-Performance CMOS System Design Using Wave Pipelining
Wave pipelining, or maximum rate pipelining, is a circuit design technique that allows digital synchronous systems to be clocked at rates higher than can be achieved with conventional pipelining techniques. It relies on the predictable nite signal propagation delay through combinational logic for virtual data storage. Wave pipelining of combinational circuits has been shown to achieve clock rat...
متن کامل