Design and Performance Analysis of Reconfigurable Hybridized Macro Pipeline Multiprocessor System (HMPM)

نویسنده

  • O. O Olakanmi
چکیده

Multiprocessor systems’ speed and throughput has surpassed the superscalar uniprocessor, making the attentions drawn towards new ways of increasing the efficiency and speed of the multiprocessor. Software developmental approaches are now being tailored towards multiprocessing by exploiting parallel programming technique. Compiler developers are not left behind, new and existing compilers are shaping and reshaping for parallel programming. If multiple processing elements are applied to execution of a single program, they can either be used concurrently, that is, the program must be structured into several concurrent subtasks. Alternatively may be executed sequentially, in a pipeline fashion, where each processing element handlees an independent subtask at any point in time. Many researchers had worked on different architecture to develop multiprocessor systems. Some of these are HYDRA (developed in Stanford University), an on-core multiprocessors architecture, which uses parallel execution technique for multiprocessing. MaRs is another multiprocessors system which uses macro pipeline technique for multiprocessing, PMMLA, a reconfigurable multiprocessors system is another example. However, most of these systems are application specific. Some are good for executing parallel tasks while some are good for sequential task, depends on the technique used by the architecture to perform multiprocessing. Hybridized Macro Pipeline Multiprocessor System (HMPM) is another multiprocessors system, which hybridized the two multiprocessing techniques. The aim of this paper is to develop a hybridize multiprocessor system and a heuristic for reconfiguring the HMPM design in order to enforce load balance, and to detemine the performance of the system by modeling its energy consumption and memory accessing speed. Keywords—Reconfigurable, Energy Consumption, Macro Pipeline, Parallelism, Multiprocessor

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Performance Analysis of a Reconfigurable Shared Memory Multiprocessor System for Embedded Applications

This paper presents a method to predict perform processor cores in a reconfigurable system for embedded applications. A multiprocessor framework is developed with the capability of reconfigurable processors in a shared memory system optimized for stream signal processing applications. The framework features a discrete time Markov based stochastic tool, which is used to analyze memory contention...

متن کامل

Reliability analysis of a robotic system using hybridized technique

In this manuscript, the reliability of a robotic system has been analyzed using the available data (containing vagueness, uncertainty, etc). Quantification of involved uncertainties is done through data fuzzification using triangular fuzzy numbers with known spreads as suggested by system experts. With fuzzified data, if the existing fuzzy lambda–tau (FLT) technique is employed, then the comput...

متن کامل

Performance Analysis of a New Neural Network for Routing in Mesh Interconnection Networks

Routing is one of the basic parts of a message passing multiprocessor system. The routing procedure has a great impact on the efficiency of a system. Neural algorithms that are currently in use for computer networks require a large number of neurons. If a specific topology of a multiprocessor network is considered, the number of neurons can be reduced. In this paper a new recurrent neural ne...

متن کامل

MaPnet: A Three Dimensional Fabric for Reliable Multi-core Processors

Technological trends into the nanometer regime have led to significantly higher failure rates. Consequently, high reliability and fault tolerance are now getting more emphasis. We are attempting to solve these issues of reliability and tolerance on a simple pipeline, generally used in many-core designs and GPUs. StageNet, which is fine-grained reconfigurable pipeline design in a multi-core proc...

متن کامل

A Defect-Tolerant Mixed-Grain Reconfigurable Multiprocessor Array Master of Science Thesis in Embedded Electronics System Design DANISH

Gothenburg the non-exclusive right to publish the Work electronically and in a non-commercial purpose make it accessible on the Internet. The Author warrants that he/she is the author to the Work, and warrants that the Work does not contain text, pictures or other material that violates copyright law. The Author shall, when transferring the rights of the Work to a third party (for example a pub...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2011