High-level Synthesis for Data-intensive Applications
نویسندگان
چکیده
منابع مشابه
Symbolic Algorithms for Embedded System Design a Dissertation Submitted to the Department of Electrical Engineering and the Committee on Graduate Studies of Stanford University in Partial Fulfillment of the Requirements for the Degree of Doctor of Philosophy
The growing market of multi-media applications requires development of complex embedded systems with significant data-path portions. However, current hardware synthesis and software optimizations tools and methodologies do not support arithmeticlevel optimizations necessary for data intensive applications. In particular, most highlevel synthesis tools cannot automatically synthesize data paths ...
متن کاملA Memory Aware High Level Synthesis Too
We introduce a new approach to take into account the memory architecture and the memory mapping in HighLevel Synthesis for data intensive applications. We formalize the memory mapping as a set of constraints for the synthesis, and defined a Memory Constraint Graph and an accessibility criterion to be used in the scheduling step. We use a memory mapping file to include those memory constraints i...
متن کاملIntégration de la synthèse mémoire dans l'outil de synthèse d'architecture GAUT Low Power
The systems supporting signal and image applications process large amount of data. That involves an intensive use of the memory which becomes the bottleneck of systems. Memory limits performances and represents a significant proportion of total consumption. In the development high level synthesis tool called GAUT Low Power, we are interested in the synthesis of the memory unit. In this work, we...
متن کاملHigh-level Transformations of Data Flow Computations
This article describes a systematic method and an experimental software system to perform high-level transformation of the functional design specifications prior to high level synthesis. The initial specification is first transformed into a canonical form and then converted into a data flow graph (DFG) optimized for a particular application. The optimizing transformations are based on a canonic...
متن کاملData path Configuration Time Reduction for Run-time Reconfigurable Systems
The FPGA (re)configuration is a time-consuming process and a bottleneck in FPGA-based Run-Time Reconfigurable (RTR) systems. In this paper, we present a High Level Synthesis (HLS) method, based on the data path merging technique to amortize the hardware configuration time in RTR systems. It merges the Data Flow Graphs (DFGs) of two or more computational intensive parts of the application and ma...
متن کامل