Structural DfT Strategy for High-Speed ADCs
نویسندگان
چکیده
This paper presents a Design-for-Test (DfT) approach for folded ADCs. A sensor DfT circuit is designed to sample several internal ADC test points at the same time, so that, by computing the relative deviation among them the presence of defects can be detected. A fault evaluation is done considering a behavioral model to compare the coverage of the proposed test approach with a functional test. Afterwards, a fault simulation is used on a transistor level implementation of the ADC to establish the optimum threshold limits for the DfT circuit that maximize the fault coverage figure.
منابع مشابه
High-Speed and Low-Power Flash ADCs Encoder
This paper presents a high-speed, low-power and low area encoder for implementation of flash ADCs. Key technique for design of this encoder is performed by convert the conventional 1-of-N thermometer code to 2-of-M codes (M = ¾ N). The proposed encoder is composed from two-stage; in the first stage, thermometer code are converted to 2-of-M codes by used 2-input AND and 4-i...
متن کاملISSCC 2009 / SESSION 4 / HIGH - SPEED DATA CONVERTERS / 4 . 4 4 . 4 A 5 b 800 MS / s 2 mW Asynchronous Binary - Search ADC in 65 nm CMOS
Digital wireless communication applications such as UWB and WPAN necessitate low-power high-speed ADCs to convert RF/IF signals into digital form for subsequent baseband processing. Considering latency and conversion speed, flash ADCs are often the most preferred option. Generally, flash ADCs suffer from high power consumption and large area overhead. On the contrary, SAR ADCs have low power di...
متن کاملFat Tree Encoder Design for Ultra-high Speed Flash A/d Converters
The thermometer code-to-binary code encoder has become the bottleneck of the ultra-high speed flash ADCs. In this paper, the authors presented the fat tree thermometer codeto-binary code encoder that is highly suitable for the ultrahigh speed flash ADCs. The simulation and the implementation results show that the fat tree encoder outperforms the commonly used ROM encoder in terms of speed and p...
متن کاملDesign for Testability That Reduces Linearity Testing Time of SAR ADCs
This brief paper describes design-for-testability (DFT) circuitry that reduces testing time and thus cost of testing DC linearity of SAR ADCs. We present here the basic concepts, an actual SAR ADC chip design employing the proposed DFT, as well as measurements that verify its effectiveness. Since the DFT circuit overhead is small, it is practicable. key words: SAR ADC, testing, DC linearity, de...
متن کاملAdaptive Digital Compensation of Analog Circuit Imperfections for Cascaded Delta-Sigma Analog-to-Digital Converters
1. Goal: high resolution and large bandwidth ADCs. 2. ADCs: oversampling, noise shaping, (one-bit quantizer); trade speed for resolution; trade analog-circuit accuracy for digital-circuit complexity. 3. Architecture: cascaded 2-0 delta-sigma (2-0 MASH) ADC; p robust stability and speed; high sensitivity to analog-circuit imperfections. 4. Issues of the MASH ADCs: designing the structure; handli...
متن کامل