Logic synthesis for reliability - an early start to controlling electromigration and hot carrier effects
نویسندگان
چکیده
Designing reliable CMOS chips involve careful circuit design with attention directed to some of the potential reliability problems such as electromigration and hot carrie:r effects. This paper considers logic synthesis to handle electromigration and hot carrier degradation early in the design. phase. The electromigration and the hot carier effects are est,imated at the gate level using signal activity measure, which is the average number of transitions at circuit nodes. Logic can be optimally synthesized suited for different applications requiring different types of inputs for higher reliability and low silicon area. Results have been obtained for MCNC syntk~esis benchmark examples. Category: Logic Synthesis (4.1)
منابع مشابه
Logic Synthesis for Reliability { An Early Start to Controlling Electromigration and Hot Carrier E ects
Designing reliable CMOS chips involve careful circuit design with attention directed to some of the potential reliability problems such as electromigration and hot carrier e ects. This paper considers logic synthesis to handle electromigration and hot carrier degradation early in the design phase. The electromigration and the hot carier e ects are estimated at the gate level using signal activi...
متن کاملTechnology Mapping for Hot-Carrier Reliability Enhancement
As semiconductor devices enter the deep sub-micron era, reliability has become a major issue and challenge in VLSI design. Among all the failure mechanisms, hot-carrier eeect is one of those which have the most signiicant impact on the long-term reliability of high-density VLSI circuits. In this paper, we address the problem of minimizing hot-carrier eeect during the technology mapping stage of...
متن کاملReliability in CMOS IC Design: Physical Failure Mechanisms and their Modeling
There are a number of physical failure mechanisms that can affect the reliability of a CMOS ASIC. Some of the common mechanisms can be mitigated by adhering to foundry design rules (Electromigration, Time Dependent Dielectric Breakdown (TDDB), and Hot Carrier Damage). Certain fabrication steps can cause stress that may lead to latent damage that may later reduce the useful lifetime of an ASIC. ...
متن کامل10th Int'l Symposium on Quality Electronic Design
On-chip circuit aging sources, like negative bias temperature instability (NBTI), hot-carrier injection (HCI), electromigration, and oxide breakdown, are reducing expected chip lifetimes. Being able to track the actual aging process is one way to avoid unnecessarily large design margins. This work proposes a sensing scheme that uses sets of reliability sensors capable of accurately tracking NBT...
متن کاملSoftware-based Infield Wearout Monitoring for Synchronous Digital Chips
Electronic circuits of all sizes are increasingly used in every aspect of our lives and our dependence on their reliable operation has significantly increased in the past three decades. A mere 7 to 10 year life expectancy, conventionally guaranteed for integrated circuits used in consumer electronics, is not going to be enough for meeting demands of future widespread applications for integrated...
متن کامل