An Improved Squaring Circuit for
نویسندگان
چکیده
In this paper, a high speed squaring circuit for binary numbers is proposed. High speed Vedic multiplier is used for design of the proposed squaring circuit. The key to our success is that only one Vedic multiplier is used instead of four multipliers reported in the literature. In addition, one squaring circuit is used twice. Our proposed Squaring Circuit seems to have better performance in terms of speed. Keywords-Vedic mathematics; VLSI; binary multiplication; hardware design; VHDL.
منابع مشابه
Efficient squaring circuit using canonical signed-digit number representation
Squaring and exponentiation of a number are fundamental arithmetic and widely used in the real-time applications such as image processing, digital filtering and cryptography. In this paper, we propose a squaring algorithm of an integer with canonical signed-digit (CSD) number representation. For an n-digit CSD number, our method generates n/4 CSD numbers of 2n-digit length as partial products. ...
متن کاملFast Compensative Design Approach for the Approximate Squaring Function
In this paper, a systematic compensation approach is presented to efficiently design the approximate squaring function with a simple combinational logic circuit. Also, a set of recursive Boolean equations for general outputs is derived such that the logic circuit can be rapidly designed and reused for various bit-width inputs. In logic implementation, our design approach possesses less circuit ...
متن کاملDesign and Realization of an Improved De-Q-ing Circuit for Regulation of Modulator Output Pulse Amplitudes in a Radar Transmitter
متن کامل
Design and Realization of an Improved De-Q-ing Circuit for Regulation of Modulator Output Pulse Amplitudes in a Radar Transmitter
متن کامل
An Ultra Low Power High Accuracy Current-Mode CMOS Squaring Circuit
A new current-mode squaring circuit that can be used as a basic building block in analog signal processing systems is proposed. The design is based on MOS operating in the subthreshold region to assure low voltage and low power consumption. The performance of the design was confirmed by HSPICE simulation in 0.18m CMOS process. The circuit is operated by ±0.7V supply voltage and consumes 0.2μW ...
متن کامل