Rapid FPGA Prototyping of a DAB Test Data Generator Using Protocol Compiler
نویسندگان
چکیده
Rapid FPGA Prototyping of a DAB Test Data Generator using Protocol Compiler Klaus Feske, Michael Scholz, Günther Döring, Mark Langer FhG IIS Erlangen Department EAS Dresden Zeunerstr. 38, D-01069 Dresden, Germany, e-mail: [email protected] 1 Motivation Conventionally, the controller design for structured data stream processing is not well supported by tools [SHM-96]. So, we are faced with a bottleneck in the design process especially for telecommunication applications. Therefore we checked the qualification of domain specific high level synthesis approaches [Sea-94, Syn-98, HoB-98] to improve the design productivity (Fig. 1). The paper deals with the design of a Digital Audio Broadcasting (DAB) Test Data Generator (TDG) using an extended FPGA prototyping design flow. The TDG produces hierarchical structured data streams according to the DAB protocol. Based on this previous work [FRK-98] and first experiences in utilizing the Protocol Compiler [SDF-99] we outline high level modelling principles and related synthesis solutions in order to enhance efficiency in controller design and according to the requirements of the DAB test environment. 2 Requirements of our Digital Audio Broadcasting (DAB) Test Environment The digital radio system DAB is a broadband system, which transmits multiple programs in a common program block: the ensemble transport interface ETI (Fig. 2a). Digitized and preprocessed audio signals and data services are put together using a multiplexer (Fig. 2b). domain specific
منابع مشابه
Soc Integration of Digital Audio Applications Using Protocol Compiler and Atmel Fpslic
In order to enhance efficiency in designing digital audio applications we combine Protocol CompilerTM-based high level design methods and the Atmel System DesignerTM SoC technology. Starting with a Virtex FPGA prototype we outline the reuse-based SoC integration of a DAB TDG (Digital Audio Broadcasting Test Data Generator). Implementation results and functional extensions featuring SoC capabili...
متن کاملDAB Channel Decoder Implementation Using FPGA and Its Testing Platform Buildup
In this paper, by using MATLAB/Simullink software, Xilinx System Generator, Xilinx Alliance tools, Xilinx XSE & ISE and Modelsim XE software, a real-time transceiver platform is built up to analyze and verify the effectiveness and usability of the implemented FPGA-based DAB (Digital Audio Broadcasting) channel decoder. This hardware-level testing platform is completely conforming to DAB specifi...
متن کاملRapid Prototyping for Hardware Accelerated Elliptic Curve Public-Key Cryptosystems
A generator-based design and validation methodology for rapid prototyping of elliptic curve public-key cryptosystem hardware is described. By their very nature, crypto systems challenge both design and validation. Pure RTL-based synthesis is as unsuitable as is high-level synthesis. Instead, a generator program accepts the two main parameters, key size and multiplier radix, and creates a highly...
متن کاملUsing an FPGA-based SOC Approach for Senior Design Projects
This paper describes our experiences using a SOC approach to develop capstone design projects for undergraduate students in our electrical and computer engineering curriculum. A commercial FPGA-based SOC development board with a RISC processor IP core is used to support a wide variety of student design projects. A top-down rapid prototyping approach with commercial CAD tools, a C compiler targe...
متن کاملHardware Co-simulation For Video Processing Using Xilinx System Generator
The use of rapid prototyping tools such as MATLABSimulink and Xilinx System Generator becomes increasingly important because of time-to-market constraints. This paper presents a methodology for implementing real-time DSP applications on a reconfigurable logic platform using Xilinx System Generator (XSG) for Matlab. The methodology aims to improve the design verfication efficiency for such compl...
متن کامل