Using CAD Tools for Shortening the Design Cycle of High- Performance Σ∆M: A 16.4bit 9.6kHz 1.71mW Σ∆M in CMOS 0.7μm Technology
نویسندگان
چکیده
This paper uses a CAD methodology proposed by the authors to design a low-power 2ndorder Σ∆M. This modulator has been fabricated in a 0.7μm CMOS technology to be used as the front-end of an energy metering mixed-signal ASIC and features 16.4bit at a digital output rate of 9.6kHz with a power consumption of 1.71mW. It yields a value of the figure which is the smallest reported to now, thus demonstrating the possibility to design high-performance embeddable Σ∆Ms using CAD methodologies.
منابع مشابه
Using CAD Tools for Shortening the Design Cycle High-Performance ΣΔM:..
This paper uses a CAD methodology proposed by the authors to design a low-power 2ndorder ΣΔM. This modulator has been fabricated in a 0.7μm CMOS technology to be used as the front-end of an energy metering mixed-signal ASIC and features 16.4bit at a digital output rate of 9.6kHz with a power consumption of 1.71mW. It yields a value of the figure which is the smallest reported to now, thus demon...
متن کاملPractical considerations for the design of cascade multi-bit high-frequency Σ∆ modulators
Recommendations are given for efficient design of highfrequency Σ∆ modulators using multi-stage (cascade) multi-bit quantization architectures. These cover from pure architectural aspects to cell design with special emphasis on the impact of circuit imperfections. Conclusions are validated by measurements on a 13-bit 2.2MS/s prototype fabricated in a 0.7μm CMOS technology.
متن کاملTop-Down Design of a xDSL 14-bit 4MS/s Σ∆ Modulator in Digital CMOS Technology
This paper describes the design of a Sigma-Delta modulator aimed for A/D conversion in xDSL applications, featuring 14-bit@4Msample/s in a 0.35μm mainstream digital CMOS technology. Architecture selection, modulator sizing and cell sizing tasks where supported by a CAD methodology, thus allowing us to obtain a power efficient implementation in a short design cycle.
متن کاملHigh Speed Delay-Locked Loop for Multiple Clock Phase Generation
In this paper, a high speed delay-locked loop (DLL) architecture ispresented which can be employed in high frequency applications. In order to design the new architecture, a new mixed structure is presented for phase detector (PD) and charge pump (CP) which canbe triggered by double edges of the input signals. In addition, the blind zone is removed due to the elimination of reset signal. Theref...
متن کاملA Methodology for Product Performance Analysis under Effects of Multi-Physical Phenomena
Due to the development of science and technology, the computer has become a useful tool for supporting engineering activities in product design. Many computer aided tools such as CAD/CAM, product data management (PDM), product life cycle assessment (PLA), etc., have been popularly used in industry for reducing product development lead-time and increasing total product quality. However, the nume...
متن کامل