Area efficient circuit tuning with floating-gate techniques
نویسندگان
چکیده
An area efficient technique for tuning floatinggate circuits is described. The effective threshold voltage seen from a control gate can be programmed to virtually any value. The floating-gate transistor (FGMOS) may be used to implement low-power/low-voltage digital -and/or analog circuits.
منابع مشابه
Sub-1-us, Sub-20-nJ Pattern Classification in a Mixed-Signal Circuit Based on Embedded 180-nm Floating-Gate Memory Cell Arrays
We have designed, fabricated, and successfully tested a prototype mixed-signal, 28×28-binary-input, 10ouput, 3-layer neuromorphic network (“MLP perceptron”). It is based on embedded nonvolatile floating-gate cell arrays redesigned from a commercial 180-nm NOR flash memory. The arrays allow precise (~1%) individual tuning of all memory cells, having long-term analog-level retention and low noise...
متن کامل5TClocked Carry Look Ahead Adder Design Using MIFG
Abstract-Low-voltage and low-power circuit structures are substantive for almost all mobile electronic gadgets which generally have mixed mode circuit structures embedded with analog sub-sections. Using the reconfigurable logic of multiinput floating gate MOSFETs, 4-bit full adder has been designed for 1.8V operation. Multi-input floating gate (MIFG) transistors have been anticipating in realiz...
متن کاملDesign of Gate-Driven Quasi Floating Bulk OTA-Based Gm–C Filter for PLL Applications
The advancement in the integrated circuit design has developed the demand for low voltage portable analog devices in the market. This demand has increased the requirement of the low-power RF transceiver. A low-power phase lock loop (PLL) is always desirable to fulfill the need for a low power RF transceiver. This paper deals with the designing of the low power transconductance- capacitance (Gm-...
متن کاملDesign and Implementation of Differential Cascode Voltage Switch with Pass-Gate (DCVSPG) Logic for H - Solid-State Circuits, IEEE Journal of
In this paper, a new high-speed circuit technique called differential cascode voltage switch with pass-gate (DCVSPG) logic tree is presented. The circuit technique is designed using a pass-gate logic tree in DCVSPG instead of the nMOS logic tree in the conventional DCVS circuit, which eliminates the floating node problem. By eliminating the floating node problem, the DCVSPG becomes a new type o...
متن کاملAnalysis of an Area Efficient Vlsi Architecture for Floating Point Multiplier and Galois Field Multiplier*
This article deals with the VLSI architecture of the Floating point and Galois field multiplier, using a technique called Wave-pipelining. Wave -pipelining is a circuit design technique that allows digital synchronous systems to be clocked at rates higher than conventional pipelining techniques. Wave pipelining can improve the throughput of a logic circuit while avoiding some of the overheads o...
متن کامل