III-V-on-nothing metal-oxide-semiconductor field-effect transistors enabled by top-down nanowire release process: Experiment and simulation

نویسندگان

  • J. J. Gu
  • O. Koybasi
  • Y. Q. Wu
  • Peide D. Ye
  • P. D. Ye
چکیده

III-V-on-nothing (III-VON) metal-oxide-semiconductor field-effect transistors (MOSFETs) are experimentally demonstrated with In0.53Ga0.47As as channel and atomic layer deposited Al2O3 as gate dielectric. A hydrochloric acid based release process has been developed to create an air gap beneath the InGaAs channel layer, forming the nanowire channel with width down to 40 nm. III-VON MOSFETs with channel lengths down to 50 nm are fabricated and show promising improvement in drain-induced barrier lowering, due to suppressed short-channel effects. The top-down processing technique provides a viable pathway towards fully gate-all-around III-V MOSFETs. VC 2011 American Institute of Physics. [doi:10.1063/1.3638474]

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A CMOS-Compatible Poly-Si Nanowire Device with Hybrid Sensor/Memory Characteristics for System-on-Chip Applications

This paper reports a versatile nano-sensor technology using "top-down" poly-silicon nanowire field-effect transistors (FETs) in the conventional Complementary Metal-Oxide Semiconductor (CMOS)-compatible semiconductor process. The nanowire manufacturing technique reduced nanowire width scaling to 50 nm without use of extra lithography equipment, and exhibited superior device uniformity. These n ...

متن کامل

Dimensionality in metal-oxide-semiconductor field-effect transistors: A comparison of one-dimensional and two-dimensional ballistic transistors

Dimensionality in metal-oxide-semiconductor field-effect transistors: A comparison of one-dimensional and two-dimensional ballistic transistors" (2008). One-dimensional ͑1D͒ and two-dimensional ͑2D͒ metal-oxide-semiconductor field-effect transistors are compared using an approach based on the top-of-the-barrier ballistic transport model. The results for model devices show that 1D and 2D transistors...

متن کامل

Electron transport in multigate In x Ga 1-x as nanowire FETs: from diffusive to ballistic regimes at room temperature.

The III-V semiconductors such as In x Ga 1-x As (x = 0.53-0.70) have attracted significant interest in the context of low power digital complementary metal-oxide-semiconductor (CMOS) technology due to their superior transport properties. However, top-down patterning of III-V semiconductor thin films into strongly confined quasi-one-dimensional (1D) nanowire geometries can potentially degrade th...

متن کامل

III-V 4D Transistors

Recently, III-V gate-all-around (GAA) nanowire MOSFETs or III-V 3D transistors have been experimentally demonstrated by a top-down approach [1-2] , showing excellent scalability down to channel length (Lch) of 50nm. Although parallel integration of the InGaAs nanowires have been successfully demonstrated in Ref. [1] delivering high drive current per wire, the overall current drivability of the ...

متن کامل

Vacuum gate dielectric gate-all-around nanowire for hot carrier injection and bias temperature instability free transistor

Articles you may be interested in Improved carrier injection in gate-all-around Schottky barrier silicon nanowire field-effect transistors Appl. Mechanism and lifetime prediction method for hot-carrier-induced degradation in lateral diffused metal-oxide-semiconductor transistors Appl. Effects of gate bias on hot-carrier reliability in drain extended metal-oxide-semiconductor transistors Appl. D...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2011