Reconfigurable and resettable arithmetic logic units based on magnetic beads and DNA.

نویسندگان

  • Siqi Zhang
  • Kun Wang
  • Congcong Huang
  • Ting Sun
چکیده

Based on the characteristics of magnetic beads and DNA, a simple and universal platform was developed for the integration of multiple logic gates to achieve resettable half adder and half subtractor functions. The signal reporter was composed of a split G-quadruplex DNAzyme and AuNP-surface immobilized molecular beacon molecule. The novel feature of the designed system is that the inputs (split G-quadruplexes) can interact with hairpin-modified Au NPs linked to magnetic particles. Another novel feature is that the logic operations can be reset by heating the output system and by using the magnetic separation of the computing modules. Moreover, the developed half adder and half subtractor are realized on a simple DNA/magnetic bead platform in an enzyme-free system and share a constant threshold setpoint. Due to the diversity and design flexibility of DNA, these investigations may provide a new method for the development of resettable DNA-based arithmetic operations.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Design and Simulation of a 2GHz, 64×64 bit Arithmetic Logic Unit in 130nm CMOS Technology

The purpose of this paper is to design a 64×64 bit low power, low delay and high speed Arithmetic Logic Unit (ALU). Arithmetic Logic Unit performs arithmetic operation like addition, multiplication. Adders play important role in ALU. For designing adder, the combination of carry lookahead adder and carry select adder, also add-one circuit have been used to achieve high speed and low area. In mu...

متن کامل

DRC2: Dynamically Reconfigurable Computing Circuit based on memory architecture

This paper presents a novel energy-efficient and Dynamically Reconfigurable Computing Circuit (DRC2) concept based on memory architecture for data-intensive (imaging, ...) and secure (cryptography, ...) applications. The proposed computing circuit is based on a 10-Transistor (10T) 3-Port SRAM bitcell array driven by a peripheral circuitry enabling all basic operations that can be traditionally ...

متن کامل

A Multi-Pattern Scheduling Algorithm

In a coarse-grained reconfigurable architecture, the function of resources such as Arithmetic Logic Units (ALU) can be reconfigured at run-time. The traditional scheduling algorithms always assume a fixed resource pattern. In this paper, we propose an efficient scheduling algorithm assuming that different resource patterns are given. The multi-pattern scheduling algorithm is based on the list s...

متن کامل

A Fully Data-Driven Reconfigurable Architecture with Very Coarse-Grained Execution Units

There is a clear turning point in the development history of reconfigurable architectures. Larger execution units (EU) used to be adopted in special domain applications to improve the cost performance of programmable architectures. However, after the granularity of EUs came up to the level of arithmetic logic unit (ALU) and multiplication accumulation unit (MAC), the trend almost stopped. At pr...

متن کامل

A Column Arrangement Algorithm for a Coarse-grained Reconfigurable Architecture

In a coarse-grained reconfigurable architecture, the functions of resources such as Arithmetic Logic Units (ALUs) can be reconfigured. Unlike the programmability of a general purpose processor, the programmability of a coarse-grained reconfigurable architecture is limited. The limitation might be the number of different patterns or the number of different configurations of each ALU. This paper ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • Nanoscale

دوره 7 48  شماره 

صفحات  -

تاریخ انتشار 2015