Design of Low Power, High Gain PLL using CS-VCO on 180nm Technology

This paper investigates the design and performance of the PLL (Phase Locked Loop). The proposed PLL designed with PFD (Phase Frequency Detector), CP (Charge Pump), first order Low Pass Filter and CS-VCO (Current Starved-Voltage Control Oscillator), in this paper the designed PFD used for proposed PLL is free from dead zone. The VCO used for the designed PLL shows larger tuning range and high gain as compares to previous work, i.e. tuning range (167MHz – 1.711GHz) and VCO gain (2.21GHz/V or 13.875*10 radians/s*V). In the proposed work, the designed PLL has higher pull-in range 950MHz (50MHz – 1GHz) with maximum jitter 9.8ps. Power dissipation for proposed PLL system is low, i.e. 277.2 μW with maximum pull-in time is 265ns at 1GHz. The proposed PLL circuit is implemented on CADENCE UMC0.18um process technology file with supply voltage 1.8V. All simulations are done using cadence spectre simulator.