Analytical Performance Model for Futurebus+ Systems
نویسندگان
چکیده
We describe an analytical performance model for IEEE Futurebus+-based systems with emphasis on real-time applications. The performance model forms the basis of a design tool for Futurebus+ systems. With this design tool, the expected execution-time behavior of planned multiprocessor-based systems may be assessed. The performance model consists of two levels: The bus level model and the application level model. The proposed bus level models reeect the diierent arbitration protocols deened by the Futurebus+ Standard. The system designer only has to select one of the proposed bus level models that corresponds to the employed arbitration protocol of the Futurebus+. Conversely , he has to construct a separate application level model for each application that is supposed to run in the Futurebus+ environment with the proposed mod-eling tools. An algorithm for evaluating the two-level performance model is described. Finally, possible re-nements of the performance model are summarized.
منابع مشابه
Verifying a Network Invariant for All Configurations of the Futurebus+ Cache Coherence Protocol
In this paper we describe a network invariant for all configurations of the Futurebus+ Cache Coherence Protocol. The network invariant was computed with PAX and verified by a model checker. Using this invariant we are able to prove a specification of cache coherence correct for an arbitrary number of components on a single bus of the system. This specification includes a progress property not p...
متن کاملVerification of the Futurebus+ Cache Coherence Protocol
We used a hardware description language to construct a formal model of the cache coherence protocol described in the draft IEEE Futurebus+ standard. By applying temporal logic model checking techniques, we found several errors in the standard. The result of our project is a concise, comprehensible and unambiguous model of the protocol that should be useful both to the Futurebus+ Working Group m...
متن کاملVeriication of the Futurebus+ Cache Coherence Protocol
We used a hardware description language to construct a formal model of the cache coherence protocol described in the draft IEEE Futurebus+ standard. By applying temporal logic model checking techniques, we found several errors in the standard. The result of our project is a concise, comprehensible and unambiguous model of the protocol that should be useful both to the Futurebus+ Working Group m...
متن کاملA Formal Verification Case Study for IEEE-P.896 Bus Arbiter by using A Model Checking Tool
In this paper, we describe a case study of formal verification for a computer bus arbitration controller by using the temporal logic of model checking. The implementation of the verification uses the Berkeley-VIS model checking system. Futurebus is a multiprocessor system bus with an arbitration and control mechanism. We describe the verification of the arbitration controller of "Futurebus'' (I...
متن کاملSimulating computer architectures
3 The simulation environment 37 3.1 Pearl : The simulation 4 Simulating applications 61 4.1 Full emulation of the 6 Simulating the Futurebus 99 6.1 Introduction to the Futurebus cache 6.1.4 Discrepancies between the simulator and the real Futurebus 105 6.2 The simulation 7 A Futurebus performance model 123 7.1 The performance model of a flat III Conclusions 141 8 Conclusions: evaluating Oyster ...
متن کامل