Time Interleaved Current Steering DAC with Dynamic Elements Matching
نویسندگان
چکیده
The architecture for very-high speed DAC with medium oversampling and high resolution is discussed. The scheme uses an hybrid sigma-delta scheme that processes LSBs of the input word and obtain digital to analog conversion with an hybrid current steering DAC with dynamic element matching of MSBs and time interleaved conversion of LSBs. The return-to-zero for all elements ensures the required linearity of the analog output. Computer simulations verify the benefit of the scheme.
منابع مشابه
A 6-bit 3.3GS/s Current-Steering DAC with Stacked Unit Cell Structure
This paper presents a new DAC design strategy to achieve a wideband dynamic linearity by increasing the bandwidth of the output impedance. In order to reduce the dominant parasitic capacitance of the conventional matrix structure, all the cells associated with a unit current source and its control are stacked in a single column very closely (stacked unit cell structure). To further reduce the p...
متن کاملA 110mW, 0.04mm2, 11GS/s 9-bit interleaved DAC in 28nm FDSOI with >50dB SFDR across Nyquist
A 9-bit 11GS/s current-steering (CS) digital-to-analog converter (DAC) is designed in 28nm FDSOI. The DAC uses two-times interleaving to suppress the effects of the main error mechanisms of CS DACs while its clock timing can be tuned by the back gates bias voltage of the multiplexer transistors. The DAC achieves higher than 50dB SFDR and less than -50dBc IM3 over Nyquist at a sampling rate of 1...
متن کاملTime-Interleaved High-speed D/A Converters
.................................................................................................................... v Introduction ....................................................................................................... 1 1.1 STARS ............................................................................................................ 2 Analog and Digital Performance ..........
متن کاملA 14b 200MS/s DAC with SFDR>78dBc, IM3
A 14-bit 200MS/s current-steering DAC with a novel digital calibration technique called dynamic-mismatch mapping (DMM) is presented. Compared to traditional static-mismatch mapping and dynamic element matching, DMM reduces the nonlinearities caused by both amplitude and timing errors, without noise penalty. This 0.14μm CMOS DAC achieves a state-of-the-art performance of SFDR>78dBc, IM3<-83dBc a...
متن کاملA Novel Architecture for Current-steering Digital to Analog Converters
This paper presents a novel Current Steering Digital to Analog Converter architecture to reduce area as well as power dissipation. The current cells of conventional binary weighted architecture require larger size of transistors for MSBs. In this paper, same sized current cell transistors for MSBs as that of LSBs and a current mirror circuit is used between the load and MSBs to provide necessar...
متن کامل