Comparison of Scalable Montgomery Modular Multiplication Implementations Embedded in Reconfigurable Hardware

نویسندگان

  • Miloš DRUTAROVSKÝ
  • Martin ŠIMKA
  • Viktor FISCHER
چکیده

Miloš DRUTAROVSKÝ, Martin ŠIMKA, Viktor FISCHER Department of Electronics and Multimedia Communications, Technical University of Košice, Park Komenského 13, 041 20 Košice, Slovak Republic, E-mail: {Milos.Drutarovsky, Martin.Simka}@tuke.sk Laboratoire Traitement du Signal et Instrumentation, Unité Mixte de Recherche CNRS 5516, Université Jean Monnet, 10, rue Barrouin, 42000 Saint-Etienne, France, E-mail: [email protected]

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Comparison of Two Implementations of Scalable Montgomery Coprocessor Embedded in Reconfigurable Hardware

This paper presents a comparison of two possible approaches for the efficient implementation of a scalable Montgomery Modular Multiplication (MM) coprocessor on modern Field Programmable Logic Devices (FPLDs). The first implementation uses data path based on traditionally used redundant carry-save adders, the second one exploits standard carry-propagate adder with fast carry chain logic not yet...

متن کامل

Montgomery Multiplication Coprocessor on Reconfigurable Logic

In this paper we introduce a scalable Montgomery Multiplication (MM) coprocessor implemented in reconfigurable hardware. A way of connection to Altera Nios embedded processor and some improvements of design are presented.

متن کامل

Rsa Implementation on Reconfigurable Hardware

This paper presents an example of using a hardwaresoftware codesign by implementation of the RSA cipher embedded in Field Programmable Logic Devices (FPLDs). The effect of moving the computationally most expensive parts of RSA into an optimized scalable Montgomery Multiplication (MM) coprocessor is analyzed and compared with a pure software solution.

متن کامل

Custom Fpga Cryptographic Blocks for Reconfigurable Embedded Nios Processor

This paper introduces two custom blocks for Nios reconfigurable embedded processor implemented on Altera Field Programmable Gate Arrays (FPGAs). When operations like modular multiplication and modular exponentiation of long integers or other complex algebraic functions are performed on a general-purpose processor they usually consume a lot of processor resources and execution times are not sati...

متن کامل

Montgomery Multiplication Coprocessor for Altera NIOS Embedded Processor

This paper describes scalable Montgomery Multiplication (MM) coprocessor optimized for Altera NIOS embedded processor implemented in reconfigurable hardware. Features of the NIOS soft processor Avalon Bus are used to connect the coprocessor as a memory mapped peripheral so that the overall performance is improved. Implemented coprocessor performs modular MM with large numbers (up to 4096 bits),...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2006