Gate oxide metrology and silicon piezooptics
نویسندگان
چکیده
We describe the use of spectroscopic ellipsometry and other characterization techniques for gate oxide process metrology in manufacturing of CMOS transistors for the 130 nm node and beyond. Specifically, we describe the difficulties associated with the introduction of silicon-on-insulator (SOI) substrates, alternative gate dielectrics (silicon oxynitride or metal oxides), and strained Si channels. We predict that spectroscopic ellipsometry by itself will no longer be sufficient for gate oxide metrology, which will make the CMOS gate stack process much more difficult to control. 2003 Elsevier B.V. All rights reserved.
منابع مشابه
Characterization and production metrology of thin transistor gate oxide ®lms
The thickness of silicon dioxide that is used as the transistor gate dielectric in most advanced memory and logic applications has decreased below 7 nm. Unfortunately, the accuracy and reproducibility of metrology used to measure gate dielectric thickness during manufacture of integrated circuits remains in some dispute. In addition, detailed materials characterization studies have resulted in ...
متن کاملAnalytical Threshold Voltage Computations for 22 nm Silicon-on-Diamond MOSFET Incorporating a Second Oxide Layer
In this paper, for the first time, an analytical equation for threshold voltage computations in silicon-on-diamond MOSFET with an additional insulation layer is presented; In this structure, the first insulating layer is diamond which covered the silicon substrate and second insulating layer is SiO2 which is on the diamond and it is limited to the source and drain on both sides. Analytical solu...
متن کاملImprovement of a Nano-scale Silicon on Insulator Field Effect Transistor Performance using Electrode, Doping and Buried Oxide Engineering
In this work, a novel Silicon on Insulator (SOI) MOSFET is proposed and investigated. The drain and source electrode structures are optimized to enhance ON-current while global device temperature and hot carrier injection are decreased. In addition, to create an effective heat passage from channel to outside of the device, a silicon region has embedded in the buried oxide. In order to reduce th...
متن کاملIn-Line Compositional and Thickness Metrology Using XPS for Ultra-Thin Dielectric Films
65 nm and 45 nm silicon devices will utilize compositionally critical processes for gate dielectrics, capacitor dielectrics, gate and capacitor electrodes, and ultra shallow junction layers. For example, small changes in nitrogen composition have been correlated with unacceptable shifts in electrical properties of devices with SiOxNy gate dielectrics. Present optically-based metrology technolog...
متن کاملComparison between direct current and sinusoidal current stressing of gate oxides and oxide/silicon interfaces in metal–oxide–silicon field-effect transistors
Articles you may be interested in Observation of gate bias dependent interface coupling in thin silicon-on-insulator metal-oxide-semiconductor field-effect transistors Mobility comparison between front and back channels in ultrathin silicon-on-insulator metal-oxide-semiconductor field-effect transistors by the front-gate split capacitance-voltage method Appl. Trap evaluations of metal/oxide/sil...
متن کامل