A New Automatic Frequency Control Loop Realization Using FPGA
نویسندگان
چکیده
w w w . i j e c t . o r g 62 InternatIonal Journal of electronIcs & communIcatIon technology A New Automatic Frequency Control Loop Realization Using FPGA 1Surjadeep Sarkar, 2Ujjwal Maulik, 3Baidyanath Biswas 1Dept. of Information Technology, Jalpaiguri Government Engineering College, Jalpaiguri, West Bengal, India 2Dept. of CSE, Jadavpur University, Kolkata, West Bengal, India 3Chairman Education Division, Sir J. C. Bose School of Engineering, SKF Group, Mankundu, West Bengal, India
منابع مشابه
Design and Implementation of Digital Demodulator for Frequency Modulated CW Radar (RESEARCH NOTE)
Radar Signal Processing has been an interesting area of research for realization of programmable digital signal processor using VLSI design techniques. Digital Signal Processing (DSP) algorithms have been an integral design methodology for implementation of high speed application specific real-time systems especially for high resolution radar. CORDIC algorithm, in recent times, is turned out to...
متن کاملFPGA Realization of Space-Vector PWM Control IC for Three-Phase PWM Inverters
This paper presents a new circuit realization of the space-vector pulse-width modulation (SVPWM) strategy. An SVPWM control integrated circuit (IC) has been developed using the state-of-the-art field-programmable gate array (FPGA) technology. The proposed SVPWM control scheme can be realized using only a single FPGA (XC4010) from Xilinx, Inc. The output fundamental frequency can be adjusted fro...
متن کاملForce to Rebalance Control of HRG and Suppression of Its Errors on the Basis of FPGA
A novel design of force to rebalance control for a hemispherical resonator gyro (HRG) based on FPGA is demonstrated in this paper. The proposed design takes advantage of the automatic gain control loop and phase lock loop configuration in the drive mode while making full use of the quadrature control loop and rebalance control loop in controlling the oscillating dynamics in the sense mode. Firs...
متن کاملHigh Speed Delay-Locked Loop for Multiple Clock Phase Generation
In this paper, a high speed delay-locked loop (DLL) architecture ispresented which can be employed in high frequency applications. In order to design the new architecture, a new mixed structure is presented for phase detector (PD) and charge pump (CP) which canbe triggered by double edges of the input signals. In addition, the blind zone is removed due to the elimination of reset signal. Theref...
متن کاملتوسعه مدل حلقه کنترل بار– فرکانس نیروگاه ها با در نظرگرفتن ضریب دمپینگ توربین
Maintaining desired megawatt output of a generator unit is an essential role of Automatic Load-Frequency Control (ALFC) loop for secure operation of power system. In modeling this control loop, a major part concerns with the modeling of the mechanical behavior of turbine-generator. While, the efficiency of turbines normally depends on the speed they are operated, in most studies it is not inclu...
متن کامل