Design of High- speed FIR filter Based on Booth Radix-8 Multiplier Implemented on FPGA
نویسندگان
چکیده
Finite Impulse Response (FIR) digital filters have potential for high-speed and low-power realization through parallel processing on FPGA. In this paper, an efficient implementation of FIR filters, which uses a Booth Radix-8 multiplier, is suggested. For implementation of the said FIR filter MATLAB FDATool is employed to determine various filter coefficients. The 8 order FIR filters have been designed using VHDL language. The proposed FIR filter is simulated and synthesized using Xilinx ISE 12.4i. FPGAs implementation results show that the proposed design filter has an improved speed in comparison to previous published results.
منابع مشابه
An Efficient LUT Design on FPGA for Memory-Based Multiplication
An efficient Lookup Table (LUT) design for memory-based multiplier is proposed. This multiplier can be preferred in DSP computation where one of the inputs, which is filter coefficient to the multiplier, is fixed. In this design, all possible product terms of input multiplicand with the fixed coefficient are stored directly in memory. In contrast to an earlier proposition Odd Multiple Storage ...
متن کاملHigh speed Radix-4 Booth scheme in CNTFET technology for high performance parallel multipliers
A novel and robust scheme for radix-4 Booth scheme implemented in Carbon Nanotube Field-Effect Transistor (CNTFET) technology has been presented in this paper. The main advantage of the proposed scheme is its improved speed performance compared with previous designs. With the help of modifications applied to the encoder section using Pass Transistor Logic (PTL), the corresponding capacitances o...
متن کاملDesign and Simulation of Radix-8 Booth Encoder Multiplier for Signed and Unsigned Numbers
The multiplication operation is present in many parts of a digital system or digital computer, most notably in signal processing, graphics and scientific computation. With advances in technology, various techniques have been proposed to design multipliers, which offer high speed, low power consumption and lesser area. Thus making them suitable for various high speeds, low power compact VLSI imp...
متن کاملReconfigurable architecture of RNS based high speed FIR filter
In this paper, a high speed reconfigurable FIR filter with multiple taps using accumulator based radix-4 multiplier is proposed. The 3n-bit binary input is converted into three residues using binary to residue number system (RNS) converter and then processed in three FIR sub filters constructed in direct form. The filter structure is implemented with a multiply and accumulate (MAC) architecture...
متن کاملA Comparative Study on LUT and Accumulator Radix-4 Based Multichannel RNS FIR Filter Architectures
Abstract In this paper, a comparative study of two architectures proposed for multichannel reconfigurable FIR filter are performed in terms of complexity and speed. The proposed architectures, viz, dual port memory based LUT multiplier and accumulator based radix-4 multiplier architectures, are designed to reduce the complexity and to improve the speed of operation of multiplier used in multich...
متن کامل