A Digit-Serial Architecture for Gray-Scale Morphological Filtering
نویسندگان
چکیده
We present a digit-serial architecture for gray-scale morphological operations that operate on radix-2 redundant numbers. We present new implementations for a redundant number adder and a maximum unit that are used in the morphological dilation unit. These new designs have areas comparable to 2's complement implementations but have significantly smaller latencies.
منابع مشابه
Design and Implementation of Low Power High Speed VLSI DSP System for Multirate Polyphase Interpolator
Interpolator is an important sampling device used for Multirate filtering to provide signal processing in wireless communication system. There are many applications in which sampling rate must be changed. Recent advances in mobile computing and communication applications demand low power and high speed VLSI DSP systems. In this paper, an efficient method has been presented to implement low powe...
متن کاملVlsi Architecture for Optimized Low Power Digit Serial Fir Filter with Fpga
\ Abstract: In the last two decades, many efficient algorithms and architectures have been introduced for the design of low power FIR Filter which dominates the complexity of many digital signal processing systems. On the other hand, little attention has been given to the digit-serial design that offers alternative low complexity since digit-serial operators occupy less area and are independent...
متن کاملVLSI Architecture for Optimized Low Power Digit Serial FIR Filter using MCM
Many efficient algorithms and architectures for the design of low-complexity bit-parallel Multiple Constant Multiplications (MCM) operation that dominates the complexity of Digital Signal Processing (DSP) systems. On the other hand, digit-serial architectures offer alternative low-complexity designs, since digit-serial operators occupy less area and are independent of the data word length. This...
متن کاملFine-grained Critical Path Analysis and Optimization for Area-time Efficient Realization of Multiple Constant Multiplications
In this paper, a set of operators suitable for digit-serial FIR filtering is presented. The canonical and inverted forms are studied. In each of these structures both the symmetrical and antisymmetrical particular cases are also covered. In last two decades, many efficient algorithms and architectures have been introduced for the design of low complexity bit-parallel Multiple Constant Multiplic...
متن کاملDigit-serial Reconfigurable Fpga Logic Block Architecture
This paper presents a novel eld-programmable gate array logic block architecture which incorporates support for digit-serial DSP architectures on a digit wide basis, without diminishing the support for random and control logic applications. To eeciently realize a digit-serial DSP design on FPGAs, one must create an FPGA architecture optimized for those types of systems. Key to the suitability o...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- IEEE transactions on image processing : a publication of the IEEE Signal Processing Society
دوره 4 3 شماره
صفحات -
تاریخ انتشار 1994