A New Characterization Method for Accurate Capacitor Matching Measurements Using Pseudo-Floating Gate Test Structures in Submicron CMOS and BICMOS Technologies
نویسندگان
چکیده
In deep submicron CMOS and BICMOS technologies, antenna effects affect floating gate charge of usual floating gate test structures, dedicated to capacitor matching measurement. In this paper a new pseudo-floating gate test structure is designed. After test structure and modeling presentation, testing method and results are given for several capacitor layouts (poly-poly and metal-metal). key words: capacitor matching, CMOS, BICMOS, pseudo-
منابع مشابه
Submicron BiCMOS technologies for supercomputer and high speed system implementation
This paper describes submicron process technologies that allow a full implementation of CPU, first level Cache, second level Cache, and the main memory in a BiCMOS approach. CPU Standard Cells up to l00K ECL gate density with embedded CMOS and BiCMOS SRAM, X9 Cache memories, and 1 Meg ECL U0 SRAMs with less than 7ns access time are achieved. INTRODUCTION State-of-the-art BiCMOS technologies are...
متن کاملError Modeling in Distribution Network State Estimation Using RBF-Based Artificial Neural Network
State estimation is essential to access observable network models for online monitoring and analyzing of power systems. Due to the integration of distributed energy resources and new technologies, state estimation in distribution systems would be necessary. However, accurate input data are essential for an accurate estimation along with knowledge on the possible correlation between the real and...
متن کاملAnalog Design in Deep Submicron Cmos Processes for Lhc
Present state-of-the-art CMOS technologies integrate MOS transistors with a minimum gate length of 0.18 Pm0.25 Pm and operate with a maximum power supply of 2.5 V. The thin gate oxide used in these technologies has a high tolerance to total dose effects. Therefore, circuits designed in these technologies using dedicated layout techniques (enclosed layout transistors and guard-rings) show a tota...
متن کاملA floating-gate technology for digital CMOS processes
We discuss the possibility of developing high-quality oating-gate memories and circuits in digital CMOS technologies that have only one layer of polysilicon. Here, the primary concern is whether or not we can get adequate control-gate linearity from MOS capacitors. We employ two experimental proceedures to address this issue and nd acceptable oating-gate circuit behavior with MOS capacitors. Fi...
متن کاملCapacitor-couple ESD protection circuit for deep-submicron low-voltage CMOS ASIC
Capacitor-couple technique used to lower snapbacktrigger voltage and to ensure uniform ESD current distribution in deep-submicron CMOS on-chip ESD protection circuit is proposed. The coupling capacitor is realized by a poly layer right under the wire-bonding metal pad without increasing extra layout area to the pad. A timing-original design model has been derived to calculate the capacitor-coup...
متن کامل