Guaranteeing Silicon Performance with FPGA Timing Models

Intel® timing models provide a simple and easy way to verify the timing of FPGA designs without the need to perform full physical electrical extractions and simulations. The three different operating corners available for 65 nm and newer FPGAs provide a thorough coverage of the time delays within the recommended operating conditions. Introduction How can a designer accurately predict the time delays of a fully customizable integrated circuit? The answer to this question is “not very easily.” There are many factors that limit and increase the complexity of accurately modeling time delays in an integrated circuit. A few of these factors include, but are not limited to large space of valid operating conditions (voltage, temperature, process, etc.), complex physical phenomena with (often) non-linear and complicated models, and variability of massproduced silicon. Intel has devised a method to accurately predict the time delays for all designs implemented in its FPGAs. To accurately model time delays within an FPGA, Intel uses a combination of two tools: a static timing analysis tool in the Intel Quartus® Prime software called Timing Analyzer and a proprietary circuit simulator with a delay database for each FPGA. The simulator combined with the delay database (containing the time delays) are also simply known as timing models. Timing models play a critical part in the FPGA design flow because they are used throughout the FPGA design compilation, from synthesis, through place-and-route, to timing simulation and analysis. This white paper provides an overview of the creation of timing models and the importance of timing models in Intel's FPGA design flow. Timing Model Components and Characteristics Each FPGA has its own unique timing model that contains of all the necessary delay information for all physical elements in the device, such as the combinational adaptive logic modules, memory blocks, interconnects, and registers. The delays encompass all valid combinations of operating conditions for the target FPGA. Also, each element can contain different delay information depending upon the mode or configuration the element is configured to. Essentially, timing models are a softwarebased representation of the physical delays in the FPGA. To maximize model accuracy and minimize run time, the model is divided into two methods of producing the delay information: the delay database and the proprietary circuit simulator. Authors Minh Mac Member of Technical Staff, Technical Services Intel® Corporation Chris Wysocki Senior Manager, Software Englineering Intel® Corporation Guaranteeing Silicon Performance with FPGA Timing Models Intel® FPGA Table of