High Performance Level Restoration Circuits for Lowpower Reduceiswing Interconnect Schemes
نویسندگان
چکیده
Two high performance level restoration circuits are proposed, which outperform the existing level restoration circuits with cross-coupled PMOS, in terms of power dissipation and delay. The first configuration employs a back-bias scheme in order to eliminate the stand-by leakage caused by the low-swing input. The second one adopts a bootstrapping technique, in order to restore the low swing signal, without dc power consumption. By applying one of the proposed level restoration circuits as a receiver in a low-swing interconnect scheme, a 60% power reduction and 50% power delay product improvement can be achieved, when compared to the conventional fLdl-swing design.
منابع مشابه
wing Interconnect Interface Circui
11. ABSTRACT This paper reviews a number of low-swing on-chip interconnect schemes, and presents a thorough analysis of their effes tiveness and limitations. In addition, several new interface circuits, presenting even more energy savings, are proposed. Some of these circuits not only reduce the interconnect swing, but also use very-low supply voltages, so as to obtain quadratic energy savings....
متن کاملStress Modelling Of Multi Level Interconnect Schemes For Future Deep Submicron Device Generations
Copper and low dielctric constantant (k) materials are poised to become the dominant interconnect scheme for integrated circuits for the future because of the low resistance and capacitance that they offer which can improve circuit performance by more than 30 % over conventional interconnect schemes. This paper addresses the thermomechanical stresses in the CuILow k interconnect scheme through ...
متن کاملA 12.4μm2 133.4μW 4.56mV/°C resolution digital on-chip thermal sensing circuit in 45nm CMOS utilizing sub-threshold operation
Dynamic thermal management (DTM) schemes rely on physical sensors to provide them with feedback to ensure an accurate and closed-loop throttling mechanism. Powerdensity trends in current-generation, high-performance processors motivate the need for multiple low-area, lowpower and high-sensitivity temperature monitoring circuits. To this end, we have proposed and implemented in 45nm CMOS, a nove...
متن کاملA New Delay Model for Distributed RLC Trees
In current VLSI circuits, interconnect delay dominates gate delay. As a result, high-level synthesis and physical layout tools are taking interconnect delay into account. Interconnects are generally in the form of a tree rather than a single line. Thus, accurate simulation and efficient calculation of propagation delay for interconnect trees are critical to performance driven synthesis and layo...
متن کاملInterconnect performance estimation models for design planning
This paper presents a set of interconnect performance estimation models for design planning with consideration of various effective interconnect layout optimization techniques, including optimal wire sizing, simultaneous driver and wire sizing, and simultaneous buffer insertion/sizing and wire sizing. These models are extremely efficient, yet provide high degree of accuracy. They have been test...
متن کامل